Navy Electricity and Electronics Training Series

Module 13—Introduction to Number Systems and Logic

NAVEDTRA 14185
Although the words “he,” “him,” and “his” are used sparingly in this course to enhance communication, they are not intended to be gender driven or to affront or discriminate against anyone.
PREFACE

By enrolling in this self-study course, you have demonstrated a desire to improve yourself and the Navy. Remember, however, this self-study course is only one part of the total Navy training program. Practical experience, schools, selected reading, and your desire to succeed are also necessary to successfully round out a fully meaningful training program.

COURSE OVERVIEW: To introduce the student to the subject of Numbering Systems and Logic Circuits who needs such a background in accomplishing daily work and/or in preparing for further study.

THE COURSE: This self-study course is organized into subject matter areas, each containing learning objectives to help you determine what you should learn along with text and illustrations to help you understand the information. The subject matter reflects day-to-day requirements and experiences of personnel in the rating or skill area. It also reflects guidance provided by Enlisted Community Managers (ECMs) and other senior personnel, technical references, instructions, etc., and either the occupational or naval standards, which are listed in the Manual of Navy Enlisted Manpower Personnel Classifications and Occupational Standards, NAVPERS 18068.

THE QUESTIONS: The questions that appear in this course are designed to help you understand the material in the text.

VALUE: In completing this course, you will improve your military and professional knowledge. Importantly, it can also help you study for the Navy-wide advancement in rate examination. If you are studying and discover a reference in the text to another publication for further information, look it up.

1998 Edition Prepared by
FTCS(SS) Steven F. Reith

Published by
NAVAL EDUCATION AND TRAINING
PROFESSIONAL DEVELOPMENT
AND TECHNOLOGY CENTER

NAVSUP Logistics Tracking Number
0504-LP-026-8380
Sailor’s Creed

“I am a United States Sailor.

I will support and defend the Constitution of the United States of America and I will obey the orders of those appointed over me.

I represent the fighting spirit of the Navy and those who have gone before me to defend freedom and democracy around the world.

I proudly serve my country’s Navy combat team with honor, courage and commitment.

I am committed to excellence and the fair treatment of all.”
## TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>CHAPTER</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Number Systems</td>
<td>1-1</td>
</tr>
<tr>
<td>2. Fundamental Logic Circuits</td>
<td>2-1</td>
</tr>
<tr>
<td>3. Special Logic Circuits</td>
<td>3-1</td>
</tr>
</tbody>
</table>

### APPENDIX

<table>
<thead>
<tr>
<th>I. Glossary</th>
<th>AI-1</th>
</tr>
</thead>
<tbody>
<tr>
<td>II. Logic Symbols</td>
<td>AII-1</td>
</tr>
</tbody>
</table>

INDEX   INDEX-1
The Navy Electricity and Electronics Training Series (NEETS) was developed for use by personnel in many electrical- and electronic-related Navy ratings. Written by, and with the advice of, senior technicians in these ratings, this series provides beginners with fundamental electrical and electronic concepts through self-study. The presentation of this series is not oriented to any specific rating structure, but is divided into modules containing related information organized into traditional paths of instruction.

The series is designed to give small amounts of information that can be easily digested before advancing further into the more complex material. For a student just becoming acquainted with electricity or electronics, it is highly recommended that the modules be studied in their suggested sequence. While there is a listing of NEETS by module title, the following brief descriptions give a quick overview of how the individual modules flow together.

**Module 1, Introduction to Matter, Energy, and Direct Current**, introduces the course with a short history of electricity and electronics and proceeds into the characteristics of matter, energy, and direct current (dc). It also describes some of the general safety precautions and first-aid procedures that should be common knowledge for a person working in the field of electricity. Related safety hints are located throughout the rest of the series, as well.

**Module 2, Introduction to Alternating Current and Transformers**, is an introduction to alternating current (ac) and transformers, including basic ac theory and fundamentals of electromagnetism, inductance, capacitance, impedance, and transformers.

**Module 3, Introduction to Circuit Protection, Control, and Measurement**, encompasses circuit breakers, fuses, and current limiters used in circuit protection, as well as the theory and use of meters as electrical measuring devices.

**Module 4, Introduction to Electrical Conductors, Wiring Techniques, and Schematic Reading**, presents conductor usage, insulation used as wire covering, splicing, termination of wiring, soldering, and reading electrical wiring diagrams.

**Module 5, Introduction to Generators and Motors**, is an introduction to generators and motors, and covers the uses of ac and dc generators and motors in the conversion of electrical and mechanical energies.

**Module 6, Introduction to Electronic Emission, Tubes, and Power Supplies**, ties the first five modules together in an introduction to vacuum tubes and vacuum-tube power supplies.

**Module 7, Introduction to Solid-State Devices and Power Supplies**, is similar to module 6, but it is in reference to solid-state devices.

**Module 8, Introduction to Amplifiers**, covers amplifiers.

**Module 9, Introduction to Wave-Generation and Wave-Shaping Circuits**, discusses wave generation and wave-shaping circuits.

**Module 10, Introduction to Wave Propagation, Transmission Lines, and Antennas**, presents the characteristics of wave propagation, transmission lines, and antennas.
Module 11, Microwave Principles, explains microwave oscillators, amplifiers, and waveguides.

Module 12, Modulation Principles, discusses the principles of modulation.

Module 13, Introduction to Number Systems and Logic Circuits, presents the fundamental concepts of number systems, Boolean algebra, and logic circuits, all of which pertain to digital computers.

Module 14, Introduction to Microelectronics, covers microelectronics technology and miniature and microminiature circuit repair.

Module 15, Principles of Synchros, Servos, and Gyros, provides the basic principles, operations, functions, and applications of synchro, servo, and gyro mechanisms.

Module 16, Introduction to Test Equipment, is an introduction to some of the more commonly used test equipments and their applications.

Module 17, Radio-Frequency Communications Principles, presents the fundamentals of a radio-frequency communications system.

Module 18, Radar Principles, covers the fundamentals of a radar system.

Module 19, The Technician's Handbook, is a handy reference of commonly used general information, such as electrical and electronic formulas, color coding, and naval supply system data.

Module 20, Master Glossary, is the glossary of terms for the series.

Module 21, Test Methods and Practices, describes basic test methods and practices.

Module 22, Introduction to Digital Computers, is an introduction to digital computers.

Module 23, Magnetic Recording, is an introduction to the use and maintenance of magnetic recorders and the concepts of recording on magnetic tape and disks.

Module 24, Introduction to Fiber Optics, is an introduction to fiber optics.

Embedded questions are inserted throughout each module, except for modules 19 and 20, which are reference books. If you have any difficulty in answering any of the questions, restudy the applicable section.

Although an attempt has been made to use simple language, various technical words and phrases have necessarily been included. Specific terms are defined in Module 20, Master Glossary.

Considerable emphasis has been placed on illustrations to provide a maximum amount of information. In some instances, a knowledge of basic algebra may be required.

Assignments are provided for each module, with the exceptions of Module 19, The Technician's Handbook; and Module 20, Master Glossary. Course descriptions and ordering information are in NAVEDTRA 12061, Catalog of Nonresident Training Courses.
Throughout the text of this course and while using technical manuals associated with the equipment you will be working on, you will find the below notations at the end of some paragraphs. The notations are used to emphasize that safety hazards exist and care must be taken or observed.

**WARNING**

AN OPERATING PROCEDURE, PRACTICE, OR CONDITION, ETC., WHICH MAY RESULT IN INJURY OR DEATH IF NOT CAREFULLY OBSERVED OR FOLLOWED.

**CAUTION**

AN OPERATING PROCEDURE, PRACTICE, OR CONDITION, ETC., WHICH MAY RESULT IN DAMAGE TO EQUIPMENT IF NOT CAREFULLY OBSERVED OR FOLLOWED.

**NOTE**

An operating procedure, practice, or condition, etc., which is essential to emphasize.
INSTRUCTIONS FOR TAKING THE COURSE

ASSIGNMENTS

The text pages that you are to study are listed at the beginning of each assignment. Study these pages carefully before attempting to answer the questions. Pay close attention to tables and illustrations and read the learning objectives. The learning objectives state what you should be able to do after studying the material. Answering the questions correctly helps you accomplish the objectives.

SELECTING YOUR ANSWERS

Read each question carefully, then select the BEST answer. You may refer freely to the text. The answers must be the result of your own work and decisions. You are prohibited from referring to or copying the answers of others and from giving answers to anyone else taking the course.

SUBMITTING YOUR ASSIGNMENTS

To have your assignments graded, you must be enrolled in the course with the Nonresident Training Course Administration Branch at the Naval Education and Training Professional Development and Technology Center (NETPDTC). Following enrollment, there are two ways of having your assignments graded: (1) use the Internet to submit your assignments as you complete them, or (2) send all the assignments at one time by mail to NETPDTC.

Grading on the Internet: Advantages to Internet grading are:

- you may submit your answers as soon as you complete an assignment, and
- you get your results faster; usually by the next working day (approximately 24 hours).

In addition to receiving grade results for each assignment, you will receive course completion confirmation once you have completed all the assignments. To submit your assignment answers via the Internet, go to:

http://courses.cnet.navy.mil

Grading by Mail: When you submit answer sheets by mail, send all of your assignments at one time. Do NOT submit individual answer sheets for grading. Mail all of your assignments in an envelope, which you either provide yourself or obtain from your nearest Educational Services Officer (ESO). Submit answer sheets to:

COMMANIDING OFFICER
NETPDTC N331
6490 SAUFLEY FIELD ROAD
PENSACOLA FL 32559-5000

Answer Sheets: All courses include one “scannable” answer sheet for each assignment. These answer sheets are preprinted with your SSN, name, assignment number, and course number. Explanations for completing the answer sheets are on the answer sheet.

Do not use answer sheet reproductions: Use only the original answer sheets that we provide—reproductions will not work with our scanning equipment and cannot be processed.

Follow the instructions for marking your answers on the answer sheet. Be sure that blocks 1, 2, and 3 are filled in correctly. This information is necessary for your course to be properly processed and for you to receive credit for your work.

COMPLETION TIME

Courses must be completed within 12 months from the date of enrollment. This includes time required to resubmit failed assignments.
PASS/FAIL ASSIGNMENT PROCEDURES

If your overall course score is 3.2 or higher, you will pass the course and will not be required to resubmit assignments. Once your assignments have been graded you will receive course completion confirmation.

If you receive less than a 3.2 on any assignment and your overall course score is below 3.2, you will be given the opportunity to resubmit failed assignments. You may resubmit failed assignments only once. Internet students will receive notification when they have failed an assignment--they may then resubmit failed assignments on the web site. Internet students may view and print results for failed assignments from the web site. Students who submit by mail will receive a failing result letter and a new answer sheet for resubmission of each failed assignment.

COMPLETION CONFIRMATION

After successfully completing this course, you will receive a letter of completion.

ERRATA

Errata are used to correct minor errors or delete obsolete information in a course. Errata may also be used to provide instructions to the student. If a course has an errata, it will be included as the first page(s) after the front cover. Errata for all courses can be accessed and viewed/downloaded at:

http://www.advancement.cnet.navy.mil

STUDENT FEEDBACK QUESTIONS

We value your suggestions, questions, and criticisms on our courses. If you would like to communicate with us regarding this course, we encourage you, if possible, to use e-mail. If you write or fax, please use a copy of the Student Comment form that follows this page.

For subject matter questions:

E-mail: n315.products@cnet.navy.mil
Phone: Comm: (850) 452-1001, ext. 1728
       DSN: 922-1001, ext. 1728
       FAX: (850) 452-1370
(Do not fax answer sheets.)
Address: COMMANDING OFFICER
         NETPDTN N315
         6490 SAUFLEY FIELD ROAD
         PENSACOLA FL 32509-5237

For enrollment, shipping, grading, or completion letter questions

E-mail: fleetservices@cnet.navy.mil
Phone: Toll Free: 877-264-8583
       Comm: (850) 452-1511/1181/1859
       DSN: 922-1511/1181/1859
       FAX: (850) 452-1370
(Do not fax answer sheets.)
Address: COMMANDING OFFICER
         NETPDTN N331
         6490 SAUFLEY FIELD ROAD
         PENSACOLA FL 32559-5000

NAVAL RESERVE RETIREMENT CREDIT

If you are a member of the Naval Reserve, you will receive retirement points if you are authorized to receive them under current directives governing retirement of Naval Reserve personnel. For Naval Reserve retirement, this course is evaluated at 6 points. (Refer to Administrative Procedures for Naval Reservists on Inactive Duty, BUPERSINST 1001.39, for more information about retirement points.)
Student Comments

Course Title: NEETS Module 13
Introduction to Numbering Systems and Logic Circuits

NAVEDTRA: 14185 Date: _______________

We need some information about you:

Rate/Rank and Name: _______________ SSN: __________ Command/Unit ______________

Street Address: ______________ City: __________ State/FPO: _______ Zip _______

Your comments, suggestions, etc.:

Privacy Act Statement: Under authority of Title 5, USC 301, information regarding your military status is requested in processing your comments and in preparing a reply. This information will not be divulged without written authorization to anyone other than those within DOD for official use in determining performance.

NETPDTC 1550/41 (Rev 4-00)
CHAPTER 1
NUMBER SYSTEMS

LEARNING OBJECTIVES

Learning objectives are stated at the beginning of each chapter. These learning objectives serve as a preview of the information you are expected to learn in the chapter. The comprehensive check questions are based on the objectives. By successfully completing the NRTC, you indicate that you have met the objectives and have learned the information. The learning objectives are listed below.

Upon completion of this chapter, you should be able to do the following:

1. Recognize different types of number systems as they relate to computers.
2. Identify and define unit, number, base/radix, positional notation, and most and least significant digits as they relate to decimal, binary, octal, and hexadecimal number systems.
3. Add and subtract in binary, octal, and hexadecimal number systems.
4. Convert values from decimal, binary, octal, hexadecimal, and binary-coded decimal number systems to each other and back to the other systems.
5. Add in binary-coded decimal.

INTRODUCTION

How many days’ leave do you have on the books? How much money do you have to last until payday? It doesn’t matter what the question is—if the answer is in dollars or days or cows, it will be represented by numbers.

Just try to imagine going through one day without using numbers. Some things can be easily described without using numbers, but others prove to be difficult. Look at the following examples:

I am stationed on the aircraft carrier Nimitz.

He owns a green Chevrolet.

The use of numbers wasn’t necessary in the preceding statements, but the following examples depend on the use of numbers:

I have $25 to last until payday.

I want to take 14 days’ leave.

You can see by these statements that numbers play an important part in our lives.
BACKGROUND AND HISTORY

Man’s earliest number or counting system was probably developed to help determine how many possessions a person had. As daily activities became more complex, numbers became more important in trade, time, distance, and all other phases of human life.

As you have seen already, numbers are extremely important in your military and personal life. You realize that you need more than your fingers and toes to keep track of the numbers in your daily routine.

Ever since people discovered that it was necessary to count objects, they have been looking for easier ways to count them. The abacus, developed by the Chinese, is one of the earliest known calculators. It is still in use in some parts of the world.

Blaise Pascal (French) invented the first adding machine in 1642. Twenty years later, an Englishman, Sir Samuel Moreland, developed a more compact device that could multiply, add, and subtract. About 1672, Gottfried Wilhelm von Leibniz (German) perfected a machine that could perform all the basic operations (add, subtract, multiply, divide), as well as extract the square root. Modern electronic digital computers still use von Liebniz’s principles.

MODERN USE

Computers are now employed wherever repeated calculations or the processing of huge amounts of data is needed. The greatest applications are found in the military, scientific, and commercial fields. They have applications that range from mail sorting, through engineering design, to the identification and destruction of enemy targets. The advantages of digital computers include speed, accuracy, and manpower savings. Often computers are able to take over routine jobs and release personnel for more important work—work that cannot be handled by a computer.

People and computers do not normally speak the same language. Methods of translating information into forms that are understandable and usable to both are necessary. Humans generally speak in words and numbers expressed in the decimal number system, while computers only understand coded electronic pulses that represent digital information.

In this chapter you will learn about number systems in general and about binary, octal, and hexadecimal (which we will refer to as hex) number systems specifically. Methods for converting numbers in the binary, octal, and hex systems to equivalent numbers in the decimal system (and vice versa) will also be described. You will see that these number systems can be easily converted to the electronic signals necessary for digital equipment.

TYPES OF NUMBER SYSTEMS

Until now, you have probably used only one number system, the decimal system. You may also be familiar with the Roman numeral system, even though you seldom use it.

THE DECIMAL NUMBER SYSTEM

In this module you will be studying modern number systems. You should realize that these systems have certain things in common. These common terms will be defined using the decimal system as our base. Each term will be related to each number system as that number system is introduced.
Each of the number systems you will study is built around the following components: the Unit, Number, and Base (Radix).

**Unit and Number**

The terms *unit* and *number* when used with the decimal system are almost self-explanatory. By definition the unit is a single object; that is, an apple, a dollar, a day. A number is a symbol representing a unit or a quantity. The figures 0, 1, 2, and 3 through 9 are the symbols used in the decimal system. These symbols are called Arabic numerals or figures. Other symbols may be used for different number systems. For example, the symbols used with the Roman numeral system are letters — V is the symbol for 5, X for 10, M for 1,000, and so forth. We will use Arabic numerals and letters in the number system discussions in this chapter.

**Base (Radix)**

The base, or radix, of a number system tells you the number of symbols used in that system. The base of any system is always expressed in decimal numbers. The base, or radix, of the decimal system is 10. This means there are 10 symbols — 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9 — used in the system. A number system using three symbols — 0, 1, and 2 — would be base 3; four symbols would be base 4; and so forth. Remember to count the zero or the symbol used for zero when determining the number of symbols used in a number system.

The base of a number system is indicated by a subscript (decimal number) following the value of the number. The following are examples of numerical values in different bases with the subscript to indicate the base:

\[
\begin{align*}
7592_{10} & \quad 214_{5} & \quad 123_{4} & \quad 656_{7}
\end{align*}
\]

You should notice the highest value symbol used in a number system is always one less than the base of the system. In base 10 the largest value symbol possible is 9; in base 5 it is 4; in base 3 it is 2.

**Positional Notation and Zero**

You must observe two principles when counting or writing quantities or numerical values. They are the POSITIONAL NOTATION and the ZERO principles.

Positional notation is a system where the value of a number is defined not only by the symbol but by the symbol’s position. Let’s examine the decimal (base 10) value of 427.5. You know from experience that this value is four hundred twenty-seven and one-half. Now examine the position of each number:

\[
\begin{align*}
4 & \quad 2 & \quad 7 & \quad . & \quad 5 \\
\text{This represents 1/2 units} \\
\text{This represents 7 units} \\
\text{This represents 20 units} \\
\text{This represents 400 units}
\end{align*}
\]

If 427.5 is the quantity you wish to express, then each number must be in the position shown. If you exchange the positions of the 2 and the 7, then you change the value.
Each position in the positional notation system represents a power of the base, or radix. A POWER is the number of times a base is multiplied by itself. The power is written above and to the right of the base and is called an EXPONENT. Examine the following base 10 line graph:

<table>
<thead>
<tr>
<th>Radix Point</th>
</tr>
</thead>
<tbody>
<tr>
<td>10³ 10² 10¹ 10⁰ 10⁻¹ 10⁻² 10⁻³</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>10³</th>
<th>10 × 100, or 1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>10²</td>
<td>10 × 10, or 100</td>
</tr>
<tr>
<td>10¹</td>
<td>10 × 1, or 10</td>
</tr>
<tr>
<td>10⁰</td>
<td>1 (any number raised to the power of 0 equals 1)</td>
</tr>
<tr>
<td>10⁻¹</td>
<td>1 + 10, or .1</td>
</tr>
<tr>
<td>10⁻²</td>
<td>1 + 100, or .01</td>
</tr>
<tr>
<td>10⁻³</td>
<td>1 + 1000, or .001</td>
</tr>
</tbody>
</table>

Now let's look at the value of the base 10 number 427.5 with the positional notation line graph:

<table>
<thead>
<tr>
<th>Radix Point</th>
</tr>
</thead>
<tbody>
<tr>
<td>10² 10¹ 10⁰ 10⁻¹</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>10²</th>
<th>4 × 100, or 400</th>
</tr>
</thead>
<tbody>
<tr>
<td>10¹</td>
<td>2 × 10, or 20</td>
</tr>
<tr>
<td>10⁰</td>
<td>7 × 1, or 7</td>
</tr>
<tr>
<td>10⁻¹</td>
<td>5 × .1, or .5</td>
</tr>
</tbody>
</table>

You can see that the power of the base is multiplied by the number in that position to determine the value for that position.

The following graph illustrates the progression of powers of 10:
All numbers to the left of the decimal point are whole numbers, and all numbers to the right of the decimal point are fractional numbers. A whole number is a symbol that represents one, or more, complete objects, such as one apple or $5. A fractional number is a symbol that represents a portion of an object, such as half of an apple (.5 apples) or a quarter of a dollar ($0.25). A mixed number represents one, or more, complete objects, and some portion of an object, such as one and a half apples (1.5 apples). When you use any base other than the decimal system, the division between whole numbers and fractional numbers is referred to as the RADIX POINT. The decimal point is actually the radix point of the decimal system, but the term radix point is normally not used with the base 10 number system.

Just as important as positional notation is the use of the zero. The placement of the zero in a number can have quite an effect on the value being represented. Sometimes a position in a number does not have a value between 1 and 9. Consider how this would affect your next paycheck. If you were expecting a check for $605.47, you wouldn’t want it to be $65.47. Leaving out the zero in this case means a difference of $540.00. In the number 605.47, the zero indicates that there are no tens. If you place this value on a bar graph, you will see that there are no multiples of 10^1.

Most Significant Digit and Least Significant Digit (MSD and LSD)

Other important factors of number systems that you should recognize are the MOST SIGNIFICANT DIGIT (MSD) and the LEAST SIGNIFICANT DIGIT (LSD).

The MSD in a number is the digit that has the greatest effect on that number.

The LSD in a number is the digit that has the least effect on that number.

Look at the following examples:
1-6

You can easily see that a change in the MSD will increase or decrease the value of the number the greatest amount. Changes in the LSD will have the smallest effect on the value. The nonzero digit of a number that is the farthest LEFT is the MSD, and the nonzero digit farthest RIGHT is the LSD, as in the following example:

```
1 8 7 6 . 0
  ▼  ▼  ▼  ▼
MSD  LSD
```

```
4 7 3 . 0 2 2
  ▼  ▼
```

In a whole number the LSD will always be the digit immediately to the left of the radix point.

```
5 7 9 3 . 0
  ▼  ▼
MSD  LSD
```

Radix Point

Q1. What term describes a single object?
Q2. A symbol that represents one or more objects is called a _________.
Q3. The symbols 0, 1, 2, and 3 through 9 are what type of numerals?
Q4. What does the base, or radix, of a number system tell you about the system?
Q5. How would you write one hundred seventy-three base 10?
Q6. What power of 10 is equal to 1,000? 100? 10? 1?
Q7. The decimal point of the base 10 number system is also known as the _________.

You can easily see that a change in the MSD will increase or decrease the value of the number the greatest amount. Changes in the LSD will have the smallest effect on the value. The nonzero digit of a number that is the farthest LEFT is the MSD, and the nonzero digit farthest RIGHT is the LSD, as in the following example:

```
0 4 0 1 . 0 0 2 0 0
  ▼  ▼
MSD  LSD
```

In a whole number the LSD will always be the digit immediately to the left of the radix point.
Q8. What is the MSD and LSD of the following numbers

(a) $420$
(b) $1045.06$
(c) $0.0024$
(d) $247.0001$

### Carry and Borrow Principles

Soon after you learned how to count, you were taught how to add and subtract. At that time, you learned some concepts that you use almost everyday. Those concepts will be reviewed using the decimal system. They will also be applied to the other number systems you will study.

**ADDITION**—Addition is a form of counting in which one quantity is added to another. The following definitions identify the basic terms of addition:

**AUGEND**—The quantity to which an addend is added

**ADDEND**—A number to be added to a preceding number

**SUM** —The result of an addition (the sum of 5 and 7 is 12)

**CARRY** —A carry is produced when the sum of two or more digits in a vertical column equals or exceeds the base of the number system in use

How do we handle the carry; that is, the two-digit number generated when a carry is produced? The lower order digit becomes the sum of the column being added; the higher order digit (the carry) is added to the next higher order column. For example, let’s add 15 and 7 in the decimal system:

```
  1  Carry
  15  Augend
+  7  Addend
  22  Sum
```

Starting with the first column, we find the sum of 5 and 7 is 12. The 2 becomes the sum of the lower order column and the 1 (the carry) is added to the upper order column. The sum of the upper order column is 2. The sum of 15 and 7 is, therefore, 22.

The rules for addition are basically the same regardless of the number system being used. Each number system, because it has a different number of digits, will have a unique digit addition table. These addition tables will be described during the discussion of the adding process for each number system.

A decimal addition table is shown in table 1-1. The numbers in row X and column Y may represent either the addend or the augend. If the numbers in X represent the augend, then the numbers in Y must represent the addend and vice versa. The sum of X + Y is located at the point in array Z where the selected X row and Y column intersect.
Table 1-1. —Decimal Addition Table

<table>
<thead>
<tr>
<th>+</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
</tr>
<tr>
<td>9</td>
<td>9</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
</tr>
</tbody>
</table>

To add 5 and 7 using the table, first locate one number in the X row and the other in the Y column. The point in field Z where the row and column intersect is the sum. In this case the sum is 12.

**SUBTRACTION.**—The following definitions identify the basic terms you will need to know to understand subtraction operations:

- **SUBTRACT**—To take away, as a part from the whole or one number from another
- **MINUEND**—The number from which another number is to be subtracted
- **SUBTRAHEND**—The quantity to be subtracted
- **REMAINDER, or DIFFERENCE**—That which is left after subtraction
- **BORROW**—To transfer a digit (equal to the base number) from the next higher order column for the purpose of subtraction.

Use the rules of subtraction and subtract 8 from 25. The form of this problem is probably familiar to you:

```
18 Carry
25 Minuend
- 8 Subtrahend
17 Difference
```

It requires the use of the *borrow*; that is, you cannot subtract 8 from 5 and have a positive difference. You must borrow a 1, which is really one group of 10. Then, one group of 10 plus five groups of 1 equal 15, and 15 minus 8 leaves a difference of 7. The 2 was reduced by 1 by the borrow; and since nothing is to be subtracted from it, it is brought down to the difference.

Since the process of subtraction is the opposite of addition, the addition table 1-1 may be used to illustrate subtraction facts for any number system we may discuss.
In addition,

\[ X + Y = Z \]

In subtraction, the reverse is true; that is,

\[ Z - Y = X \]

\text{OR}

\[ Z - X = Y \]

Thus, in subtraction the minuend is always found in array Z and the subtrahend in either row X or column Y. If the subtrahend is in row X, then the remainder will be in column Y. Conversely, if the subtrahend is in column Y, then the difference will be in row X. For example, to subtract 8 from 15, find 8 in either the X row or Y column. Find where this row or column intersects with a value of 15 for Z; then move to the remaining row or column to find the difference.

**THE BINARY NUMBER SYSTEM**

The simplest possible number system is the BINARY, or base 2, system. You will be able to use the information just covered about the decimal system to easily relate the same terms to the binary system.

**Unit and Number**

The base, or radix—you should remember from our decimal section—is the number of symbols used in the number system. Since this is the base 2 system, only two symbols, 0 and 1, are used. The base is indicated by a subscript, as shown in the following example:

\[ 1_{12} \]

When you are working with the decimal system, you normally don't use the subscript. Now that you will be working with number systems other than the decimal system, it is important that you use the subscript so that you are sure of the system being referred to. Consider the following two numbers:

\[ 11_{10} \quad 11_2 \]

With no subscript you would assume both values were the same. If you add subscripts to indicate their base system, as shown below, then their values are quite different:

\[ 11_{10} \quad 11_2 \]

The base ten number 11\textsubscript{10} is eleven, but the base two number 11\textsubscript{2} is only equal to three in base ten. There will be occasions when more than one number system will be discussed at the same time, so you MUST use the proper Subscript.

**Positional Notation**

As in the decimal number system, the principle of positional notation applies to the binary number system. You should recall that the decimal system uses powers of 10 to determine the value of a position. The binary system uses powers of 2 to determine the value of a position. A bar graph showing the positions and the powers of the base is shown below:
All numbers or values to the left of the radix point are whole numbers, and all numbers to the right of the radix point are fractional numbers.

Let’s look at the binary number 101.1 on a bar graph:

\[
\begin{array}{cccccc}
2^3 & 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} \\
2^3 & \text{is equal to} & 2 \times 2 \times 2 \times 2, & \text{or} & 16_{10} \\
2^2 & \text{is equal to} & 2 \times 2, & \text{or} & 8_{10} \\
2^1 & \text{is equal to} & 2 \times 1, & \text{or} & 2_{10} \\
2^0 & \text{is equal to} & 1_{10} \\
2^{-1} & \text{is equal to} & \frac{1}{2}, & \text{or} & .5_{10} \\
2^{-2} & \text{is equal to} & \frac{1}{4}, & \text{or} & .25_{10} \\
2^{-3} & \text{is equal to} & \frac{1}{8}, & \text{or} & .125_{10} \\
\end{array}
\]

Working from the radix point to the right and left, you can determine the decimal equivalent:

\[
\begin{array}{cccccc}
2^2 & 2^1 & 2^0 & 2^{-2} \\
1 & 0 & 1 & 1 \\
\end{array}
\]

\[
1 \times 2^{-1} = .5_{10} \\
1 \times 2^0 = 1.0_{10} \\
1 \times 2^1 = 0.0_{10} \\
1 \times 2^2 = 4.0_{10} \\
\overline{5.5}_{10}
\]

Table 1-2 provides a comparison of decimal and binary numbers. Notice that each time the total number of binary symbol positions increase, the binary number indicates the next higher power of 2. By this example, you can also see that more symbol positions are needed in the binary system to represent the equivalent value in the decimal system.
Table 1-2. —Decimal and Binary Comparison

<table>
<thead>
<tr>
<th>DECIMAL</th>
<th>BINARY</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>11</td>
</tr>
<tr>
<td>4</td>
<td>100</td>
</tr>
<tr>
<td>5</td>
<td>101</td>
</tr>
<tr>
<td>6</td>
<td>110</td>
</tr>
<tr>
<td>7</td>
<td>111</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
</tr>
<tr>
<td>10</td>
<td>1010</td>
</tr>
<tr>
<td>11</td>
<td>1011</td>
</tr>
<tr>
<td>12</td>
<td>1100</td>
</tr>
<tr>
<td>13</td>
<td>1101</td>
</tr>
<tr>
<td>14</td>
<td>1110</td>
</tr>
<tr>
<td>15</td>
<td>1111</td>
</tr>
<tr>
<td>16</td>
<td>10000</td>
</tr>
<tr>
<td>17</td>
<td>10001</td>
</tr>
<tr>
<td>18</td>
<td>10010</td>
</tr>
<tr>
<td>19</td>
<td>10011</td>
</tr>
<tr>
<td>20</td>
<td>10100</td>
</tr>
</tbody>
</table>

MSD and LSD

When you're determining the MSD and LSD for binary numbers, use the same guidelines you used with the decimal system. As you read from left to right, the first nonzero digit you encounter is the MSD, and the last nonzero digit is the LSD.

If the number is a whole number, then the first digit to the left of the radix point is the LSD.
Here, as in the decimal system, the MSD is the digit that will have the most effect on the number; the LSD is the digit that will have the least effect on the number.

The two numerals of the binary system (1 and 0) can easily be represented by many electrical or electronic devices. For example, $1_2$ may be indicated when a device is active (on), and $0_2$ may be indicated when a device is nonactive (off).

![Binary Example Diagram]

**Figure 1-1. —Binary Example**

Look at the preceding figure. It illustrates a very simple binary counting device. Notice that $1_2$ is indicated by a lighted lamp and $0_2$ is indicated by an unlighted lamp. The reverse will work equally well. The unlighted state of the lamp can be used to represent a binary 1 condition, and the lighted state can represent the binary 0 condition. Both methods are used in digital computer applications. Many other devices are used to represent binary conditions. They include switches, relays, diodes, transistors, and integrated circuits (ICs).

**Addition of Binary Numbers**

Addition of binary numbers is basically the same as addition of decimal numbers. Each system has an augend, an addend, a sum, and carries. The following example will refresh your memory:

\[
\begin{array}{cccc}
1 & \text{Carry} \\
15 & \text{Augend} \\
+ 7 & \text{Addend} \\
\hline
22 & \text{Sum} \\
\end{array}
\]

Since only two symbols, 0 and 1, are used with the binary system, only four combinations of addition are possible:

\[
\begin{align*}
0 + 0 &= 0 \\
1 + 0 &= 1 \\
0 + 1 &= 1 \\
1 + 1 &= 0
\end{align*}
\]
The sum of each of the first three combinations is obvious:

\[ 0 + 0 = 0_2 \]
\[ 0 + 1 = 1_2 \]
\[ 1 + 0 = 1_2 \]

The fourth combination presents a different situation. The sum of 1 and 1 in any other number system is 2, but the numeral 2 does not exist in the binary system. Therefore, the sum of \( 1_2 \) and \( 1_2 \) is \( 10_2 \) (spoken as one zero base two), which is equal to \( 2_{10} \).

\[
\begin{array}{ccc}
\text{1} & \text{Carry} \\
\text{1}_2 & \text{Augend} \\
+ & \text{1}_2 & \text{Addend} \\
\hline
\text{10}_2 & \text{Sum} \\
\end{array}
\]

Study the following examples using the four combinations mentioned above:

\[
\begin{array}{ccc}
101_2 & \text{Augend} \\
+ & 010_2 & \text{Addend} \\
\hline
111_2 & \text{Sum} \\
\end{array}
\]

\[
\begin{array}{ccc}
\text{1} & \text{Carry} \\
101_2 & \text{Augend} \\
+ & 101_2 & \text{Addend} \\
\hline
1010_2 & \text{Sum} \\
\end{array}
\]

When a carry is produced, it is noted in the column of the next higher value or in the column immediately to the left of the one that produced the carry.

Example: Add \( 1011_2 \) and \( 1101_2 \).

Solution: Write out the problem as shown:

\[
\begin{array}{ccc}
1011_2 & \text{Augend} \\
+ & 1101_2 & \text{Addend} \\
\hline
\end{array}
\]

As we noted previously, the sum of 1 and 1 is 2, which cannot be expressed as a single digit in the binary system. Therefore, the sum of 1 and 1 produces a carry:

\[
\begin{array}{ccc}
\text{1} & \text{Carry} \\
1011_2 & \text{Augend} \\
+ & 1101_2 & \text{Addend} \\
\hline
1_2 \\
\end{array}
\]
The following steps, with the carry indicated, show the completion of the addition:

\[
\begin{array}{c}
\text{Augend} \\
1011_2 \\
+ 1101_2 \\
\hline
002_2
\end{array}
\]

When the carry is added, it is marked through to prevent adding it twice.

\[
\begin{array}{c}
\text{Augend} \\
1011_2 \\
+ 1101_2 \\
\hline
000_2
\end{array}
\]

In the final step the remaining carry is brought down to the sum.

In the following example you will see that more than one carry may be produced by a single column. This is something that does not occur in the decimal system.

**Example:** Add \(12, 12, 12, \) and \(12\)

\[
\begin{array}{c}
\text{Augend} \\
1_2 \\
+ 1_2 \\
\hline
111000_2
\end{array}
\]

The sum of the augend and the first addend is 0 with a carry. The sum of the second and third addends is also 0 with a carry. At this point the solution resembles the following example:

\[
\begin{array}{c}
\text{Augend} \\
12_2 \\
+ 12_2 \\
\hline
0_2
\end{array}
\]

The sum of the carries is 0 with a carry, so the sum of the problem is as follows:
The same situation occurs in the following example:

Add $100_2$, $101_2$, and $111_2$

\[
\begin{array}{cccc}
& 100_2 & 101_2 & 111_2 \\
\hline
Augend & Addend & Addend \\
\hline
100_2 & 101_2 & 111_2 \\
\hline
Sum \\
0_2 \\
\end{array}
\]

As in the previous example, the sum of the four 1s is 0 with two carries, and the sum of the two carries is 0 with one carry. The final solution will look like this:

\[
\begin{array}{cccc}
& 100_2 & 101_2 & 111_2 \\
\hline
Augend & Addend & Addend \\
\hline
100_2 & 101_2 & 111_2 \\
\hline
Sum \\
000_2 \\
\end{array}
\]

In the addition of binary numbers, you should remember the following binary addition rules:
Rule 1: \( 0_2 + 0_2 = 0_2 \)
Rule 2: \( 1_2 + 0_2 = 1_2 \)
Rule 3: \( 0_2 + 1_2 = 1_2 \)
Rule 4: \( 1_2 + 1_2 = 10_2 \)

Now practice what you’ve learned by solving the following problems:

**Q9.**
Add:
\[
\begin{array}{c}
1010_2 \\
+ 1010_2 \\
\end{array}
\]

**Q10.**
Add:
\[
\begin{array}{c}
10011_2 \\
+ 1010_2 \\
\end{array}
\]

**Q11.**
Add:
\[
\begin{array}{c}
1110_2 \\
+ 100_2 \\
\end{array}
\]

**Q12.**
Add:
\[
\begin{array}{c}
10110_2 \\
+ 11001_2 \\
\end{array}
\]

**Q13.**
Add:
\[
\begin{array}{c}
111_2 \\
+ 1_2 \\
\end{array}
\]
Now that you are familiar with the addition of binary numbers, subtraction will be easy. The following are the four rules that you must observe when subtracting:

- **Rule 1:** \(0_2 - 0_2 = 0_2\)
- **Rule 2:** \(1_2 - 0_2 = 1_2\)
- **Rule 3:** \(0_2 - 1_2 = 1_2\)
- **Rule 4:** \(1_2 - 1_2 = 1_2\) with a borrow

The following example \((10110_2 - 1100_2)\) demonstrates the four rules of binary subtraction:

\[
\begin{array}{c}
10110_2 \text{ Minuend} \\
- 1100_2 \text{ Subtrahend} \\
\hline
?110_2 \text{ Difference}
\end{array}
\]

- **Rule 1:** \(0_2 - 0_2 = 0_2\)
- **Rule 2:** \(1_2 - 0_2 = 1_2\)
- **Rule 3:** \(1_2 - 1_2 = 0_2\)
- **Rule 4:** (Explained below)

Rule 4 presents a different situation because you cannot subtract 1 from 0. Since you cannot subtract 1 from 0 and have a positive difference, you must borrow the 1 from the next higher order column of the minuend. The borrow may be indicated as shown below:
Let's practice some subtraction by solving the following problems:

**Q15. Subtract:**

\[
\begin{array}{r}
11001_2 \\
- 1001_2
\end{array}
\]

**Q16. Subtract:**

\[
\begin{array}{r}
10101_2 \\
- 1010_2
\end{array}
\]

**Q17. Subtract:**

\[
\begin{array}{r}
11111_2 \\
- 10_2
\end{array}
\]
Complementary Subtraction

If you do any work with computers, you will soon find out that most digital systems cannot subtract—they can only add. You are going to need a method of adding that gives the results of subtraction. Does that sound confusing? Really, it is quite simple. A COMPLEMENT is used for our subtractions. A complement is something used to complete something else.

In most number systems you will find two types of complements. The first is the amount necessary to complete a number up to the highest number in the number system. In the decimal system, this would be the difference between a given number and all 9s. This is called the nines complement or the radix-1 or R's-1 complement. As an example, the nines complement of 254 is 999 minus 254, or 745.

The second type of complement is the difference between a number and the next higher power of the number base. As an example, the next higher power of 10 above 999 is 1,000. The difference between 1,000 and 254 is 746. This is called the tens complement in the decimal number system. It is also called the radix or R's complement. We will use complements to subtract. Let's look at the magic of this process. There are three important points we should mention before we start: (1) Never complement the minuend in a problem, (2) always disregard any carry beyond the number of positions of the largest of the original numbers, and (3) add the R's complement of the original subtrahend to the original minuend. This will have the same effect as subtracting the original number. Let's look at a base ten example in which we subtract 38 from 59:
Now let's look at the number system that most computers use, the binary system. Just as the decimal system, had the nines (R's-1) and tens (R's) complement, the binary system has two types of complement methods. These two types are the ones (R's-1) complement and the twos (R's) complement. The binary system R's-1 complement is the difference between the binary number and all 1s. The R's complement is the difference between the binary number and the next higher power of 2.

Let's look at a quick and easy way to form the R's-1 complement. To do this, change each 1 in the original number to 0 and each 0 in the original number to 1 as has been done in the example below.

\[ \begin{align*}
1011011_2 & \\
100100_2 & \text{R's-1 complement}
\end{align*} \]

There are two methods of achieving the R's complement. In the first method we perform the R's-1 complement and then add 1. This is much easier than subtracting the original number from the next higher power of 2. If you had subtracted, you would have had to borrow.

Saying it another way, to reach the R's complement of any binary number, change all 1s to 0s and all 0s to 1s, and then add 1.

As an example let's determine the R's complement of 10101101\_2:

\[ \begin{align*}
\text{Step 1 -- R's-1 complement} & : 010100010_2 \\
\text{Step 2 -- Add 1:} & : + 12 \\
& : 010100111_2
\end{align*} \]

The second method of obtaining the R's complement will be demonstrated on the binary number 00101101100\_2.

Step 1—Start with the LSD, working to the MSD, writing the digits as they are up to and including the first one.
Step 2—Now R's-1 complement the remaining digits:

\[
\begin{array}{c}
\text{first one} \\
\downarrow \\
1101001100_2
\end{array}
\]

R's-1 complement of remaining digits

Now let's R's complement the same number using both methods:

**Method 1**

\[
\begin{array}{c}
1001100_2 \\
0110011_2 \text{ R's-1 complement} \\
+ \underline{1_2} \text{ Add 1} \\
0110100_2 \text{ R's complement answer}
\end{array}
\]

**Method 2**

\[
\begin{array}{c}
1001100_2 \\
0110100_2 \text{ R's-1 complement} \\
\underline{\text{Unchanged digits}} \\
\text{R's-1 complement of remaining digits}
\end{array}
\]

Now let's do some subtracting by using the R's complement method. We will go through the subtraction of \(3_{10}\) from \(9_{10}\) (0011_2 from 1001_2):

\[
\begin{array}{c}
9_{10} \\
- 3_{10} \\
- 0011_2 \text{ Subtrahend}
\end{array}
\]

\[
\begin{array}{c}
1001_2 \text{ Minuend} \\
- 0011_2 \text{ Subtrahend}
\end{array}
\]

Step 1—Leave the minuend alone:

\[1001_2 \text{ remains } 1001_2\]

Step 2—Using either method, R's complement the subtrahend:

\[1101_2 \text{ R's complement of subtrahend}\]

Step 3—Add the R's complement found in step 2 to the minuend of the original problem:
Step 4—Remember to discard any carry beyond the size of the original number. Our original problem had four digits, so we discard the carry that expanded the difference to five digits. This carry we disregard is significant to the computer. It indicates that the difference is positive. Because we have a carry, we can read the difference directly without any further computations. Let’s check our answer:

\[
\begin{array}{c}
1001_2 \\
+ 1101_2 \\
\hline
10110_2
\end{array}
\]

If we do not have a carry, it indicates the difference is a negative number. In that case, the difference must be R’s complemented to produce the correct answer.

Let’s look at an example that will explain this for you.

Subtract 9₁₀ from 5₁₀ (1001₂ from 0101₂):

Step 1—Leave the minuend alone:

\[
\begin{array}{c}
0101_2 \\
- 9_2 \\
\hline
- 4_2
\end{array}
\]

0101₂ remains 0101₂

Step 2—R’s complement the subtrahend:

\[
0111_2 \text{ R’s complement of subtrahend}
\]

Step 3—Add the R's complement found in step 2 to the minuend of the original problem:

\[
\begin{array}{c}
0101_2 \\
+ 0111_2 \\
\hline
1100_2
\end{array}
\]

Step 4—We do not have a carry; this tells us, and any computer, that our difference (answer) is negative. With no carry, we must R’s complement the difference in step 3. We will then have arrived at the answer (difference) to our original problem. Let’s do this R’s complement step and then check our answer:

\[
0100_2 \text{ R's complement of difference in step 3}
\]

Remember, we had no carry in step 3. That showed us our answer was going to be negative. Make sure you indicate the difference is negative. Let’s check the answer to our problem:
Try solving a few subtraction problems by using the complement method:

**Q21. Subtract:**

\[
\begin{array}{c}
325_{10} \\
- 104_{10}
\end{array}
\]

**Q22. Subtract:**

\[
\begin{array}{c}
10010111_2 \\
- 00110100_2
\end{array}
\]

**Q23. Subtract:**

\[
\begin{array}{c}
1011_2 \\
- 1100_2
\end{array}
\]

**OCTAL NUMBER SYSTEM**

The octal, or base 8, number system is a common system used with computers. Because of its relationship with the binary system, it is useful in programming some types of computers.

Look closely at the comparison of binary and octal number systems in table 1-3. You can see that one octal digit is the equivalent value of three binary digits. The following examples of the conversion of octal 225₈ to binary and back again further illustrate this comparison:

<table>
<thead>
<tr>
<th>Octal to binary</th>
<th>2</th>
<th>2</th>
<th>5₈</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>010</td>
<td>010</td>
<td>101₂</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Binary to Octal</th>
<th>010</th>
<th>010</th>
<th>101₂</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2</td>
<td>2</td>
<td>5₈</td>
</tr>
</tbody>
</table>
Table 1-3. —Binary and Octal Comparison

<table>
<thead>
<tr>
<th>BINARY</th>
<th>OCTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>$2^0$</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>$2^1$</td>
<td>10</td>
</tr>
<tr>
<td>11</td>
<td>3</td>
</tr>
<tr>
<td>$2^2$</td>
<td>100</td>
</tr>
<tr>
<td>101</td>
<td>5</td>
</tr>
<tr>
<td>110</td>
<td>6</td>
</tr>
<tr>
<td>111</td>
<td>7</td>
</tr>
<tr>
<td>$2^3$</td>
<td>1000</td>
</tr>
<tr>
<td>1001</td>
<td>11</td>
</tr>
<tr>
<td>1010</td>
<td>12</td>
</tr>
<tr>
<td>1011</td>
<td>13</td>
</tr>
<tr>
<td>1100</td>
<td>14</td>
</tr>
<tr>
<td>1101</td>
<td>15</td>
</tr>
<tr>
<td>1110</td>
<td>16</td>
</tr>
<tr>
<td>1111</td>
<td>17</td>
</tr>
<tr>
<td>$2^4$</td>
<td>10000</td>
</tr>
<tr>
<td>10001</td>
<td>21</td>
</tr>
<tr>
<td>10010</td>
<td>22</td>
</tr>
<tr>
<td>10011</td>
<td>23</td>
</tr>
<tr>
<td>10100</td>
<td>24</td>
</tr>
<tr>
<td>10101</td>
<td>25</td>
</tr>
<tr>
<td>10110</td>
<td>26</td>
</tr>
<tr>
<td>10111</td>
<td>27</td>
</tr>
<tr>
<td>11000</td>
<td>30</td>
</tr>
</tbody>
</table>

**Unit and Number**

The terms that you learned in the decimal and binary sections are also used with the octal system.

The unit remains a single object, and the number is still a symbol used to represent one or more units.

**Base (Radix)**

As with the other systems, the radix, or base, is the number of symbols used in the system. The octal system uses eight symbols — 0 through 7. The base, or radix, is indicated by the subscript 8.

**Positional Notation**

The octal number system is a positional notation number system. Just as the decimal system uses powers of 10 and the binary system uses powers of 2, the octal system uses power of 8 to determine the value of a number’s position. The following bar graph shows the positions and the power of the base:

$$8^3 \ 8^2 \ 8^1 \ 8^0 \ \bullet \ 8^{-1} \ 8^{-2} \ 8^{-3}$$
Remember, that the power, or exponent, indicates the number of times the base is multiplied by itself. The value of this multiplication is expressed in base 10 as shown below:

\[ 8^3 = 8 \times 8 \times 8, \text{ or } 512_{10} \]
\[ 8^2 = 8 \times 8, \text{ or } 64_{10} \]
\[ 8^1 = 8_{10} \]
\[ 8^0 = 1_{10} \]
\[ 8^{-1} = \frac{1}{8}, \text{ or } .125_{10} \]
\[ 8^{-2} = \frac{1}{8 \times 8}, \text{ or } \frac{1}{64}, \text{ or } .015625_{10} \]
\[ 8^{-3} = \frac{1}{8 \times 8 \times 8}, \text{ or } \frac{1}{512}, \text{ or } .0019531_{10} \]

All numbers to the left of the radix point are whole numbers, and those to the right are fractional numbers.

**MSD and LSD**

When determining the most and least significant digits in an octal number, use the same rules that you used with the other number systems. The digit farthest to the left of the radix point is the MSD, and the one farthest right of the radix point is the LSD.

Example:

\[ 4 \quad 7 \quad 3 \quad 2 \quad \bullet \quad 2 \quad 6 \quad 1_{8} \]
\[ \uparrow \quad \uparrow \quad \uparrow \]
\[ \text{MSD} \quad \text{Radix Point} \quad \text{LSB} \]

If the number is a whole number, the MSD is the nonzero digit farthest to the left of the radix point and the LSD is the digit immediately to the left of the radix point. Conversely, if the number is a fraction only, the nonzero digit closest to the radix point is the MSD and the LSD is the nonzero digit farthest to the right of the radix point.

**Addition of Octal Numbers**

The addition of octal numbers is not difficult provided you remember that anytime the sum of two digits exceeds 7, a carry is produced. Compare the two examples shown below:
The octal addition table in table 1-4 will be of benefit to you until you are accustomed to adding octal numbers. To use the table, simply follow the directions used in this example:

Add: $6_8$ and $5_8$

\[
\begin{array}{c}
\text{4}_8 \\
+ \text{2}_8 \\
\hline
\text{6}_8 \\
\end{array}
\]

\[
\begin{array}{c}
\text{4}_8 \\
+ \text{4}_8 \\
\hline
\text{10}_8 \\
\end{array}
\]

Locate the 6 in the X column of the figure. Next locate the 5 in the Y column. The point in area Z where these two columns intersect is the sum. Therefore,

\[
\frac{6_8 + 5_8}{13_8} \text{ (spoken, “one three, base eight”)}
\]

If you use the concepts of addition you have already learned, you are ready to add octal numbers.

Work through the solutions to the following problems:

\[
\begin{array}{c}
\text{1 1} \\
\text{456}_8 \text{ Augend} \\
\hline
\text{601}_8 \text{ Sum} \\
\end{array}
\]

\[
\begin{array}{c}
\text{1 1 1 1 1} \\
\text{77714}_8 \text{ Augend} \\
\hline
\text{100012}_8 \text{ Sum} \\
\end{array}
\]
As was mentioned earlier in this section, each time the sum of a column of numbers exceeds 7, a carry is produced. More than one carry may be produced if there are three or more numbers to be added, as in this example:

\[
\begin{array}{c}
\text{7}_8 \quad \text{Augend} \\
\text{7}_8 \quad \text{Addend} \\
+ \quad \text{7}_8 \quad \text{Addend}
\end{array}
\]

The sum of the augend and the first addend is \(6_8\) with a carry. The sum of \(6_8\) and the second addend is \(5_8\) with a carry. You should write down the \(5_8\) and add the two carries and bring them down to the sum, as shown below:

\[
\begin{array}{c}
\text{7}_8 \quad \text{Augend} \\
+ \quad \text{7}_8 \quad \text{First addend} \\
\quad \text{6}_8 \quad \text{Subsum} \\
+ \quad \text{7}_8 \quad \text{Second addend} \\
\quad \text{25}_8 \quad \text{Sum}
\end{array}
\]

Now let's try some practice problems:

**Q24. Add:**

\[
\begin{array}{c}
\text{3}_8 \\
+ \quad \text{5}_8
\end{array}
\]

**Q25. Add:**

\[
\begin{array}{c}
\text{22}_8 \\
+ \quad \text{36}_8
\end{array}
\]
Q26. Add:

\[
\begin{array}{c}
621_8 \\
+ 174_8 \\
\end{array}
\]

Q27. Add:

\[
\begin{array}{c}
13255_8 \\
+ 7031_8 \\
\end{array}
\]

Q28. Add:

\[
\begin{array}{c}
24_8 \\
42_8 \\
+ 63_8 \\
\end{array}
\]

Q29. Add:

\[
\begin{array}{c}
3_8 \\
5_8 \\
2_8 \\
6_8 \\
+ 4_8 \\
\end{array}
\]

Subtraction of Octal Numbers

The subtraction of octal numbers follows the same rules as the subtraction of numbers in any other number system. The only variation is in the quantity of the borrow. In the decimal system, you had to borrow a group of \(10_{10}\). In the binary system, you borrowed a group of \(2_{10}\). In the octal system you will borrow a group of \(8_{10}\).

Consider the subtraction of 1 from 10 in decimal, binary, and octal number systems:

<table>
<thead>
<tr>
<th>DECIMAL</th>
<th>BINARY</th>
<th>OCTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>10_{10}</td>
<td>10_2</td>
<td>10_8</td>
</tr>
<tr>
<td>- 1_{10}</td>
<td>- 1_2</td>
<td>- 1_8</td>
</tr>
<tr>
<td>9_{10}</td>
<td>1_2</td>
<td>7_8</td>
</tr>
</tbody>
</table>
In each example, you cannot subtract 1 from 0 and have a positive difference. You must use a borrow from the next column of numbers. Let’s examine the above problems and show the borrow as a decimal quantity for clarity:

\[
\begin{array}{ccc}
10 & 2 & 8 \\
\overline{\text{Borrow}} \\
\hline
\text{Minuend} & \text{Subtrahend} & \text{Difference}
\end{array}
\]

When you use the borrow, the column you borrow from is reduced by 1, and the amount of the borrow is added to the column of the minuend being subtracted. The following examples show this procedure:

1. \[
\begin{array}{ccc}
10 & 2 & 8 \\
\text{Borrow (Base 10)} & \text{After borrow} & \text{Minuend} \\
\hline
\text{Subtrahend} & 25_{10} & \text{Difference}
\end{array}
\]

2. \[
\begin{array}{ccc}
10 & 2 & 8 \\
\text{Borrow (Base 8)} & \text{After borrow} & \text{Minuend} \\
\hline
\text{Subtrahend} & 27_{8} & \text{Difference}
\end{array}
\]

In the octal example, \(7_8\) cannot be subtracted from \(6_8\), so you must borrow from the 4. Reduce the 4 by 1 and add \(10_8\) (the borrow) to the \(6_8\) in the minuend. By subtracting \(7_8\) from \(16_8\), you get a difference of \(7_8\). Write this number in the difference line and bring down the 3. You may need to refer to table 1-4, the octal addition table, until you are familiar with octal numbers. To use the table for subtraction, follow these directions. Locate the subtrahend in column Y. Now find where this line intersects with the minuend in area Z. The remainder, or difference, will be in row X directly above this point.

Do the following problems to practice your octal subtraction:

Q30. Subtract:

\[
\begin{array}{c}
765_8 \\
- 444_8
\end{array}
\]

Q31. Subtract:

\[
\begin{array}{c}
44_8 \\
- 6_8
\end{array}
\]
Q32. Subtract:

\[
\begin{array}{c}
532_8 \\
-174_8 \\
\end{array}
\]

Q33. Subtract:

\[
\begin{array}{c}
1023_8 \\
-424_8 \\
\end{array}
\]

Q34. Subtract:

\[
\begin{array}{c}
423_8 \\
-326_8 \\
\end{array}
\]

Q35. Subtract:

\[
\begin{array}{c}
7776_8 \\
-7_8 \\
\end{array}
\]

Check your answers by adding the subtrahend and difference for each problem.

**HEXADECIMAL (HEX) NUMBER SYSTEM**

The hex number system is a more complex system in use with computers. The name is derived from the fact the system uses 16 symbols. It is beneficial in computer programming because of its relationship to the binary system. Since 16 in the decimal system is the fourth power of 2 (or $2^4$); one hex digit has a value equal to four binary digits. Table 1-5 shows the relationship between the two systems.
As in each of the previous number systems, a unit stands for a single object.

A number in the hex system is the symbol used to represent a unit or quantity. The Arabic numerals 0 through 9 are used along with the first six letters of the alphabet. You have probably used letters in math problems to represent unknown quantities, but in the hex system A, B, C, D, E, and F, each have a definite value as shown below:
Base (Radix)

The base, or radix, of this system is 16, which represents the number of symbols used in the system. A quantity expressed in hex will be annotated by the subscript 16, as shown below:

\[ A_{16} = 10_{10} \]
\[ B_{16} = 11_{10} \]
\[ C_{16} = 12_{10} \]
\[ D_{16} = 13_{10} \]
\[ E_{16} = 14_{10} \]
\[ F_{16} = 15_{10} \]

Positional Notation

Like the binary, octal, and decimal systems, the hex system is a positional notation system. Powers of 16 are used for the positional values of a number. The following bar graph shows the positions:

\[ 16^3 \ 16^2 \ 16^1 \ 16^0 \ \bullet \ 16^{-1} \ 16^{-2} \ 16^{-3} \]

Multiplying the base times itself the number of times indicated by the exponent will show the equivalent decimal value:

\[ 16^3 = 16 \times 16 \times 16, \text{ or } 4096_{10} \]
\[ 16^2 = 16 \times 16, \text{ or } 256_{10} \]
\[ 16^1 = 16_{10} \]
\[ 16^0 = 1_{10} \]
\[ 16^{-1} = \frac{1}{16}, \text{ or } 0.0625_{10} \]
\[ 16^{-2} = \frac{1}{16 \times 16}, \text{ or } 0.0039062_{10} \]
\[ 16^{-3} = \frac{1}{16 \times 16 \times 16}, \text{ or } 0.0002441_{10} \]
You can see from the positional values that usually fewer symbol positions are required to express a number in hex than in decimal. The following example shows this comparison:

\[ \cdot 625_{16} \text{ is equal to } 1573_{10} \]

**MSD and LSD**

The most significant and least significant digits will be determined in the same manner as the other number systems. The following examples show the MSD and LSD of whole, fractional, and mixed hex numbers:

![Hex Number Diagram]

**Addition of Hex Numbers**

The addition of hex numbers may seem intimidating at first glance, but it is no different than addition in any other number system. The same rules apply. Certain combinations of symbols produce a carry while others do not. Some numerals combine to produce a sum represented by a letter. After a little practice you will be as confident adding hex numbers as you are adding decimal numbers.

Study the hex addition table in Table 1-6. Using the table, add 7 and 7. Locate the number 7 in both columns X and Y. The point in area Z where these two columns intersect is the sum; in this case \( 7 + 7 = E \). As long as the sum of two numbers is \( 15_{10} \) or less, only one symbol is used for the sum. A carry will be produced when the sum of two numbers is \( 16_{10} \) or greater, as in the following examples:

\[
\begin{align*}
\cdot 8_{16} & + \cdot 8_{16} & + \cdot A_{16} & + \cdot 9_{16} \\
10_{16} & & 17_{16} & 16_{16}
\end{align*}
\]
Table 1-6. —Hexadecimal Addition Table

<table>
<thead>
<tr>
<th>+</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
</tr>
<tr>
<td>9</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
</tr>
<tr>
<td>A</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
</tr>
<tr>
<td>B</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>1A</td>
</tr>
<tr>
<td>C</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>1A</td>
<td>1B</td>
</tr>
<tr>
<td>D</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>1A</td>
<td>1B</td>
<td>1C</td>
</tr>
<tr>
<td>E</td>
<td>E</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>1A</td>
<td>1B</td>
<td>1C</td>
<td>1D</td>
</tr>
<tr>
<td>F</td>
<td>F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>1A</td>
<td>1B</td>
<td>1C</td>
<td>1D</td>
<td>1E</td>
</tr>
</tbody>
</table>

Use the addition table and follow the solution of the following problems:

\[
\begin{align*}
4 & 5 & 6_{16} \quad \text{Augend} \\
+ & 7 & 8 & 4_{16} \quad \text{Addend} \\
\hline
\multicolumn{2}{l}{BDA_{16} \quad \text{Sum}}
\end{align*}
\]

In this example each column is straight addition with no carry.

Now add the addend (784\(_{16}\)) and the sum (BDA\(_{16}\)) of the previous problem:

\[
\begin{align*}
1 & 1 & \quad \text{Carry} \\
\downarrow & & \\
7 & 8 & 4_{16} \quad \text{Augend} \\
+ & B & D & A_{16} \quad \text{Addend} \\
\hline
1 & 3 & 5 & E_{16} \quad \text{Sum}
\end{align*}
\]

Here the sum of 4 and A is E. Adding 8 and D is 15\(_{16}\); write down 5 and carry a 1. Add the first carry to the 7 in the next column and add the sum, 8, to B. The result is 13\(_{16}\); write down 3 and carry a 1. Since only the last carry is left to add, bring it down to complete the problem.

Now observe the procedures for a more complex addition problem. You may find it easier to add the Arabic numerals in each column first:
The sum of 4, E, 1, and 3 in the first column is $16_{16}$. Write down the 6 and the carry. In the second column, 1, 1, 9, and 7 equals $12_{16}$. Write the carry over the next column. Add B and 2 — the sum is $D$. Write this in the sum line. Now add the final column, 1, 1, 5, and C. The sum is $13_{16}$. Write down the carry; then add 3 and B — the sum is $E$. Write down the $E$ and bring down the final carry to complete the problem.

Now solve the following addition problems:

Q36. Add:

\[
\begin{array}{c}
4A3C_{16} \\
+ 9351_{16}
\end{array}
\]

Q37. Add:

\[
\begin{array}{c}
4321_{16} \\
+ DCBA_{16}
\end{array}
\]

Q38. Add:

\[
\begin{array}{c}
274_{16} \\
+ FEB_{16}
\end{array}
\]

Q39. Add:

\[
\begin{array}{c}
79DF_{16} \\
+ A641_{16}
\end{array}
\]

Q40. Add:

\[
\begin{array}{c}
ECFD_{16} \\
+ A4AE_{16}
\end{array}
\]
Q41. Add:

\[
\begin{array}{c}
BC_{16} \\
A23_{16} \\
+ FC9_{16}
\end{array}
\]

Subtraction of Hex Numbers

The subtraction of hex numbers looks more difficult than it really is. In the preceding sections you learned all the rules for subtraction. Now you need only to apply those rules to a new number system. The symbols may be different and the amount of the borrow is different, but the rules remain the same.

Use the hex addition table (table 1-6) to follow the solution of the following problems:

\[
\begin{array}{c}
ABC_{16} \text{ Minuend} \\
- 642_{16} \text{ Subtrahend}
\end{array}
\]

Working from left to right, first locate the subtrahend (2) in column Y. Follow this line across area Z until you reach C. The difference is located in column X directly above the C — in this case A. Use this same procedure to reach the solution:

\[
\begin{array}{c}
ABC_{16} \text{ Minuend} \\
- 642_{16} \text{ Subtrahend} \\
\hline
47A_{16} \text{ Difference}
\end{array}
\]

Now examine the following solutions:

\[
\begin{array}{c}
7E5E_{16} \text{ Minuend} \\
- 471_{16} \text{ Subtrahend} \\
\hline
3744_{16} \text{ Difference}
\end{array}
\]

\[
\begin{array}{c}
1E9C4_{16} \text{ Minuend} \\
- F4A1_{16} \text{ Subtrahend} \\
\hline
F523_{16} \text{ Difference}
\end{array}
\]

In the previous example, when F was subtracted from 1E, a borrow was used. Since you cannot subtract F from E and have a positive difference, a borrow of 10_{16} was taken from the next higher value column. The borrow was added to E, and the higher value column was reduced by 1.

The following example shows the use of the borrow in a more difficult problem:
In this first step, B cannot be subtracted from 7, so you take a borrow of $10_{16}$ from the next higher value column. Add the borrow to the 7 in the minuend; then subtract ($17_{16}$ minus $B_{16}$ equals $C_{16}$). Reduce the number from which the borrow was taken (3) by 1.

To subtract $4_{16}$ from $2_{16}$ also requires a borrow, as shown below:

\[
\begin{array}{c}
10_{16} 10_{16} \\
\text{Borrow}
\end{array}
\begin{array}{c}
9 \\
\text{Minuend reduced by 1}
\end{array}
\begin{array}{c}
4 A A 7_{16} \\
\text{Minuend}
\end{array}
\begin{array}{c}
- 2 C 4 B_{16} \\
\text{Subtrahend}
\end{array}
\begin{array}{c}
E \\
\text{Difference}
\end{array}
\]

Borrow $10_{16}$ from the A and reduce the minuend by 1. Add the borrow to the 2 and subtract $4_{16}$ from $12_{16}$. The difference is E.

When solved the problem looks like this:

\[
\begin{array}{c}
10 10 10 \\
\text{Borrow (Base 16)}
\end{array}
\begin{array}{c}
3 9 2 \\
\text{Minuend reduced by 1}
\end{array}
\begin{array}{c}
A A A 7_{16} \\
\text{Minuend}
\end{array}
\begin{array}{c}
- 2 C 4 B_{16} \\
\text{Subtrahend}
\end{array}
\begin{array}{c}
1 D E C_{16} \\
\text{Difference}
\end{array}
\]

Remember that the borrow is $10_{16}$ not $10_{10}$.

There may be times when you need to borrow from a column that has a 0 in the minuend. In that case, you borrow from the next highest value column, which will provide you with a value in the 0 column that you can borrow from.

\[
\begin{array}{c}
F \\
\text{Borrow reduced by 1}
\end{array}
\begin{array}{c}
\underline{10} \\
\text{Borrow (Base 16)}
\end{array}
\begin{array}{c}
1 \overline{0} 7_{16} \\
\text{Minuend reduced by 1}
\end{array}
\begin{array}{c}
A_{16} \\
\text{Subtrahend}
\end{array}
\begin{array}{c}
1 F D_{16} \\
\text{Difference}
\end{array}
\]

To subtract A from 7, you must borrow. To borrow you must first borrow from the 2. The 0 becomes $10_{16}$, which can give up a borrow. Reduce the $10_{16}$ by 1 to provide a borrow for the 7. Reducing $10_{16}$ by 1 equals F. Subtracting $A_{16}$ from $17_{16}$ gives you $D_{16}$. Bring down the 1 and F for a difference of $1FD_{16}$.

Now let’s practice what we’ve learned by solving the following hex subtraction problems:
Q42. Subtract:

\[ 758_{16} \]
\[-423_{16} \]

Q43. Subtract:

\[ D9F_{16} \]
\[-46A_{16} \]

Q44. Subtract:

\[ A1C6_{16} \]
\[ + \quad C95_{16} \]

Q45. Subtract:

\[ 4057_{16} \]
\[-9A4_{16} \]

Q46. Subtract:

\[ 13579_{16} \]
\[-2ABD_{16} \]

Q47. Subtract:

\[ EFACD_{16} \]
\[-ACBBE_{16} \]

**CONVERSION OF BASES**

We mentioned in the introduction to this chapter that digital computers operate on electrical pulses. These pulses or the absence of, are easily represented by binary numbers. A pulse can represent a binary 1, and the lack of a pulse can represent a binary 0 or vice versa.
The sections of this chapter that discussed octal and hex numbers both mentioned that their number systems were beneficial to programmers. You will see later in this section that octal and hex numbers are easily converted to binary numbers and vice versa.

If you are going to work with computers, there will be many times when it will be necessary to convert decimal numbers to binary, octal, and hex numbers. You will also have to be able to convert binary, octal, and hex numbers to decimal numbers. Converting each number system to each of the others will be explained. This will prepare you for converting from any base to any other base when needed.

DECIMAL CONVERSION

Some computer systems have the capability to convert decimal numbers to binary numbers. They do this by using additional circuitry. Many of these systems require that the decimal numbers be converted to another form before entry.

Decimal to Binary

Conversion of a decimal number to any other base is accomplished by dividing the decimal number by the radix of the system you are converting to. The following definitions identify the basic terms used in division:

- **DIVIDEND**—The number to be divided
- **DIVISOR**—The number by which a dividend is divided
- **QUOTIENT**—The number resulting from the division of one number by another
- **REMAINDER**—The final undivided part after division that is less or of a lower degree than the divisor

To convert a base 10 whole number to its binary equivalent, first set up the problem for division:

\[
2 \overline{\div} 10
\]

Step 1—Divide the base 10 number by the radix (2) of the binary system and extract the remainder (this becomes the binary number's LSD).

\[
\begin{array}{c|c|c|c}
\text{Divisor} & 10 & \text{Quotient} \\
\hline
\text{4} & 2 & 1 \\
\hline
\text{1} & & \text{Remainder}
\end{array}
\]

Step 2—Continue the division by dividing the quotient of step 1 by the radix (2 \text{ or } 2).

\[
\begin{array}{c|c|c|c}
\text{Divisor} & 2 & \text{Quotient from step 1} \\
\hline
\text{2} & 1 & 0 \\
\hline
\text{0} & & \text{Remainder}
\end{array}
\]
Step 3—Continue dividing quotients by the radix until the quotient becomes smaller that the divisor; then do one more division. The remainder is our MSD.

\[
\begin{array}{c}
\frac{0}{2} \\
\frac{1}{0} \\
\frac{1}{1}
\end{array}
\]

(Quotient from step 2)

The remainder in step 1 is our LSD. Now rewrite the solution, and you will see that \(5_{10}\) equals \(101_{2}\).

Now follow the conversion of \(23_{10}\) to binary:

Step 1—Set up the problem for division:

\[
\begin{array}{c}
2 \\
\begin{array}{c}
\frac{1}{2} \\
\frac{3}{0}
\end{array}
\end{array}
\]

Step 2—Divide the number and extract the remainder:

\[
\begin{array}{c}
\frac{11}{2} \\
\frac{2}{3} \\
\frac{2}{1}
\end{array}
\]

Remainder → 1 (LSD)

(Quotient from previous step)

\[
\begin{array}{c}
\frac{5}{2} \\
\frac{5}{1}
\end{array}
\]

Remainder → 1

(Quotient from previous step)

\[
\begin{array}{c}
\frac{2}{2} \\
\frac{2}{1}
\end{array}
\]

Remainder → 0

(Quotient from previous step)

\[
\begin{array}{c}
\frac{0}{2} \\
\frac{0}{1}
\end{array}
\]

Remainder → 1 (MSD)
Step 3—Rewrite the solution from MSD to LSD:

\[ 1011_2 \]

No matter how large the decimal number may be, we use the same procedure. Let's try the problem below. It has a larger dividend:

\[
\begin{array}{c c c}
52 \\
-2 & 105 \\
-10 \\
-05 \\
4 \\
-1 & \rightarrow 1 \text{ (LSD)}
\end{array}
\]

\[
\begin{array}{c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c
Let’s go through this process and convert $0.25_{10}$ to its binary equivalent:

\[
\begin{align*}
0.25_{10} & \times 2 = 0.50 \\
& \times 2 = 1.00
\end{align*}
\]

The first figure to the left of the radix point is the MSD, and the last figure of the computation is the LSD. Rewrite the solution from MSD to LSD preceded by the radix point as shown:

\[
.01_2
\]

Now try converting $0.625_{10}$ to binary:

\[
\begin{align*}
0.625 & \times 2 = 1.250 \\
& \times 2 = 0.500 \\
& \times 2 = 1.000 \\
& \times 2 = 0.000
\end{align*}
\]

\[
.625_{10} \text{ equals } .101_2
\]

As we mentioned before, you should continue the operations until you reach the desired accuracy. For example, convert $0.425_{10}$ to five places in the binary system:

\[
\begin{align*}
0.425 & \times 2 = 0.850 \\
& \times 2 = 1.700 \\
& \times 2 = 1.400 \\
& \times 2 = 0.800 \\
& \times 2 = 1.600 \\
& \times 2 = 1.200 \\
& \times 2 = 0.400
\end{align*}
\]

\[
0.425_{10} \text{ equals } .01101_2
\]
Although the multiplication was carried out for seven places, you would only use what is required. Write out the solution as shown:

\[ .01101_2 \]

To convert a mixed number such as 37.625\(_{10}\) to binary, split the number into its whole and fractional components and solve each one separately. In this problem carry the fractional part to four places. When the conversion of each is completed, recombine it with the radix point as shown below:

\[
37_{10} = 100101_2 \\
.625_{10} = .1010_2 \\
37.625_{10} = 100101.1010_2
\]

Convert the following decimal numbers to binary:

- Q48. 72\(_{10}\)
- Q49. 97\(_{10}\)
- Q50. 243\(_{10}\)
- Q51. 0.875\(_{10}\) (four places).
- Q52. 0.33\(_{10}\) (four places).
- Q53. 17.42\(_{10}\) (five places)

Decimal to Octal

The conversion of a decimal number to its base 8 equivalent is done by the repeated division method. You simply divide the base 10 number by 8 and extract the remainders. The first remainder will be the LSD, and the last remainder will be the MSD.

Look at the following example. To convert 15\(_{10}\) to octal, set up the problem for division:

\[
8 \overline{15_{10}}
\]

Since 8 goes into 15 one time with a 7 remainder, 7 then is the LSD. Next divide 8 into the quotient (1). The result is a 0 quotient with a 1 remainder. The 1 is the MSD:

\[
\begin{align*}
8 \overline{15_{10}} \\
8 \overline{1} \\
\hline \\
7 & \rightarrow 7 \text{ (LSD)} \\
0 \\
\hline \\
0 \\
0 \\
\hline \\
1 & \rightarrow 1 \text{ (MSD)}
\end{align*}
\]
Now write out the number from MSD to LSD as shown:

\[ 17 \_8 \]

The same process is used regardless of the size of the decimal number. Naturally, more divisions are needed for larger numbers, as in the following example:

Convert \(264_{10}\) to octal:

\[
\begin{array}{c}
33 \\
\text{\underline{8)}} \quad 264_{10} \\
24 \\
\text{\underline{24}} \\
24 \\
\text{\underline{0}} \\
\text{0 (LSD)}
\end{array}
\]

\[
\begin{array}{c}
4 \\
\text{\underline{8)}} \quad 33 \\
32 \\
\text{\underline{1}} \\
\text{1 (MSD)}
\end{array}
\]

By rewriting the solution, you find that the octal equivalent of \(264_{10}\) is as follows:

\[ 410_8 \]

To convert a decimal fraction to octal, multiply the fraction by 8. Extract everything that appears to the left of the radix point. The first number extracted will be the MSD and will follow the radix point. The last number extracted will be the LSD.

Convert \(0.05_{10}\) to octal:

\[
\begin{array}{c}
.05 \\
\times \quad 8 \\
\text{MSD} \quad 0 \\
\times \quad 8 \\
\text{3} \\
\times \quad 8 \\
\text{1} \\
\times \quad 8 \\
\text{4} \\
\times \quad 8 \\
\text{LSD} \quad 6 \\
\times \quad 8
\end{array}
\]

\[ 0.40 \]

\[ 3.20 \]

\[ 1.60 \]

\[ 4.80 \]

\[ 6.40 \]
Write the solution from MSD to LSD:

\[ \frac{13}{8} \]

\[ \frac{8}{105} \]

\[ \frac{8}{25} \]

\[ \frac{24}{1} \rightarrow 1 \text{ (LSD)} \]

\[ \frac{8}{13} \]

\[ \frac{8}{5} \rightarrow 5 \]

\[ \frac{0}{1} \]

\[ \frac{1}{1} \rightarrow 1 \text{ (MSD)} \]

\[ 0.589 \]

\[ \times \frac{8}{1} \]

\[ 4 \] \[ \rightarrow 4.712 \]

\[ \times \frac{8}{1} \]

\[ 5 \] \[ \rightarrow 5.696 \]

\[ \times \frac{8}{1} \]

\[ 5 \] \[ \rightarrow 5.568 \]

\[ \times \frac{8}{1} \]

\[ 4 \] \[ \rightarrow 4.544 \]

Combine the portions into a mixed number:

\[ 151.4554_8 \]

Convert the following decimal numbers to octal:

\[ Q54. \ 7_{10} \]
Q55. $43_{10}$

Q56. $499_{10}$

Q57. $0.951_{10}$ (four places).

Q58. $0.004_{10}$ (five places).

Q59. $252.17_{10}$ (three places).

**Decimal to Hex**

To convert a decimal number to base 16, follow the repeated division procedures you used to convert to binary and octal, only divide by 16. Let’s look at an example:

Convert $63_{10}$ to hex:

\[
\begin{array}{c|c}
16 & 63_{10} \\
\hline
16 & 48 \\
\hline
15_{10} & \rightarrow F_{16} \\
\hline
3 & 0 \\
\hline
0 & 16 \\
\hline
3 & \rightarrow 3_{16}
\end{array}
\]

Therefore, the hex equivalent of $63_{10}$ is $3F_{16}$.

You have to remember that the remainder is in base 10 and must be converted to hex if it exceeds 9. Let’s work through another example:

Convert $174_{10}$ to hex:

\[
\begin{array}{c|c}
16 & 174 \\
\hline
16 & 14 \\
\hline
0 & 14_{10} \\
\hline
0 & 16 \\
\hline
0 & 10 \\
\hline
10_{10} & \rightarrow A_{16}
\end{array}
\]

Therefore, the hex equivalent of $174_{10}$ is $A_{16}$. 

1-46
Write the solution from MSD to LSD:

\[ AE_{16} \]

There will probably be very few times when you will have to convert a decimal fraction to a hex fraction. If the occasion should arise, the conversion is done in the same manner as binary or octal. Use the following example as a pattern:

Convert \(0.695_{10}\) to hex:

\[
\begin{align*}
0.695 & \times 16 = 4.170 \\
& \times 16 = 6.950 \\
& \times 16 = .720 \\
& \times 16 = 1.200 \\
& \times 16 = 1.920 \\
& \times 16 = 5.520 \\
& \times 16 = 9.200 \\
E_{16} & \times 16 = 14.720 \\
& \times 16 = 4.320 \\
& \times 16 = 7.200 \\
\end{align*}
\]

MSD \(\leftarrow\) B\(_{16}\) \(\leftrightarrow\) LSD \(\leftarrow\) B\(_{16}\) \(\leftrightarrow\)

\[ .B1EB_{16} \]

The solution: \(.B1EB_{16}\)

Should you have the need to convert a decimal mixed number to hex, convert the whole number and the fraction separately; then recombine for the solution.

Convert the following decimal numbers to hex:

**Q60.** \(42_{10}\).

**Q61.** \(83_{10}\).

**Q62.** \(176_{10}\).

**Q63.** \(491_{10}\).

**Q64.** \(0.721_{10}\) (four places).

The converting of binary, octal, and hex numbers to their decimal equivalents is covered as a group later in this section.
BINARY CONVERSION

Earlier in this chapter, we mentioned that the octal and hex number systems are useful to computer programmers. It is much easier to provide data to a computer in one or the other of these systems. Likewise, it is important to be able to convert data from the computer into one or the other number systems for ease of understanding the data.

Binary to Octal

Look at the following numbers:

\[ 1011001001101_2 \]
\[ 27115_8 \]

You can easily see that the octal number is much easier to say. Although the two numbers look completely different, they are equal.

Since 8 is equal to \(2^3\), then one octal digit can represent three binary digits, as shown below:

\[
\begin{align*}
0_8 &= 000_2 \\
1_8 &= 001_2 \\
2_8 &= 010_2 \\
3_8 &= 011_2 \\
4_8 &= 100_2 \\
5_8 &= 101_2 \\
6_8 &= 110_2 \\
7_8 &= 111_2 \\
\end{align*}
\]

With the use of this principle, the conversion of a binary number is quite simple. As an example, follow the conversion of the binary number at the beginning of this section.

Write out the binary number to be converted. Starting at the radix point and moving left, break the binary number into groups of three as shown. This grouping of binary numbers into groups of three is called binary-coded octal (BCO). Add 0s to the left of any MSD that will fill a group of three:

Next, write down the octal equivalent of each group:

\[
\begin{array}{cccccc}
0 & 1 & 0 & 1 & 1 & 101_2 \\
2 & 7 & 1 & 1 & 5_8 \\
\end{array}
\]
To convert a binary fraction to its octal equivalent, starting at the radix point and moving right, expand each digit into a group of three:

```
  .100 001 110 011₂
  Radix Point
```

Add 0s to the right of the LSD if necessary to form a group of three. Now write the octal digit for each group of three, as shown below:

```
  .100 001 110 011₂
  .4 1 6 3₈
```

To convert a mixed binary number, starting at the radix point, form groups of three both right and left:

```
101 101 100. 001 110₂
5 5 6₈ 1 6₈
  Radix Point
```

Convert the following binary numbers to octal:

- Q65. 10₂
- Q66. 1010₂
- Q67. 101111₂
- Q68. 0.0011₂
- Q69. 0.110011₂
- Q70. 110111.010101₂

**Binary to Hex**

The table below shows the relationship between binary and hex numbers. You can see that four binary digits may be represented by one hex digit. This is because 16 is equal to 2⁴.
Using this relationship, you can easily convert binary numbers to hex. Starting at the radix point and moving either right or left, break the number into groups of four. The grouping of binary into four bit groups is called binary-coded hexadecimal (BCH).

<table>
<thead>
<tr>
<th>HEX</th>
<th>BINARY</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
</tr>
<tr>
<td>A</td>
<td>1010</td>
</tr>
<tr>
<td>B</td>
<td>1011</td>
</tr>
<tr>
<td>C</td>
<td>1100</td>
</tr>
<tr>
<td>D</td>
<td>1101</td>
</tr>
<tr>
<td>E</td>
<td>1110</td>
</tr>
<tr>
<td>F</td>
<td>1111</td>
</tr>
</tbody>
</table>

Convert 111010011₂ to hex:

\[
\begin{array}{c|c|c}
0001 & 1101 & 0011 \cdot 2 \\
\hline
1 & D & 3. \cdot_{16}
\end{array}
\]

Radix Point

Add 0s to the left of the MSD of the whole portion of the number and to the right of the LSD of the fractional part to form a group of four.

Convert .111₂ to hex:

\[
.1110₂, \quad .E_{16}
\]

In this case, if a 0 had not been added, the conversion would have been \( .7_{16} \), which is incorrect.

Convert the following binary numbers to hex:

Q71. 10₂
Q72. 1011₂
Q73. 101111₂
Q74. 0.0011₂
Q75. 0.110011₂
Q76.  \textit{110111.010101}_2.

OCTAL CONVERSION

The conversion of one number system to another, as we explained earlier, is done to simplify computer programming or interpreting of data.

Octal to Binary

For some computers to accept octal data, the octal digits must be converted to binary. This process is the reverse of binary to octal conversion.

To convert a given octal number to binary, write out the octal number in the following format. We will convert octal 567,

\[
\begin{array}{c|c|c}
5 & 6 & 7_8 \\
\hline
\end{array}
\]

Next, below each octal digit write the corresponding three-digit binary-coded octal equivalent:

\[
\begin{array}{c|c|c}
5 & 6 & 7_8 \\
\hline
101 & 110 & 111_2 \\
\end{array}
\]

Solution: 567 equals 101 110 111_2

Remove the conversion from the format:

\[10110111_2\]

As you gain experience, it may not be necessary to use the block format.

An octal fraction (.123) is converted in the same manner, as shown below:

\[
\begin{array}{c|c|c}
.1 & 2 & 3 \\
\hline
.001 & 010 & 011_2 \\
\end{array}
\]

Solution: .123 equals .001010011_2

Apply these principles to convert mixed numbers as well.

Convert 32.25 to binary:

\[
\begin{array}{c|c|c|c}
3 & 2 & 2 & 5_8 \\
\hline
011 & 010 & 010 & 101_2 \\
\end{array}
\]
Solution: $32.25_8$ equals $011010.010101_2$

Convert the following numbers to binary:

Q77. $73_8$  
Q78. $512_8$  
Q79. $403_8$  
Q80. $0.456_8$  
Q81. $0.73_8$  
Q82. $36.5_8$

Octal to Hex

You will probably not run into many occasions that call for the conversion of octal numbers to hex. Should the need arise, conversion is a two-step procedure. Convert the octal number to binary; then convert the binary number to hex. The steps to convert $53.7_8$ to hex are shown below:

\[
\begin{array}{c|c|c}
5 & 3 & 7_8 \\
\hline
101 & 011 & 111_2 \\
\end{array}
\]

Regroup the binary digits into groups of four and add zeros where needed to complete groups; then convert the binary to hex.

\[
\begin{array}{c|c|c}
0010 & 1011 & 1110_2 \\
\hline
2 & B & E_{16} \\
\end{array}
\]

Solution: $53.7_8$ equals $2B.E_{16}$

Convert the following numbers to hex:

Q83. $74_8$  
Q84. $512_8$  
Q85. $0.03_8$  
Q86. $14.42_8$

HEX CONVERSION

The procedures for converting hex numbers to binary and octal are the reverse of the binary and octal conversions to hex.
Hex to Binary

To convert a hex number to binary, set up the number in the block format you used in earlier conversions. Below each hex digit, write the four-digit binary equivalent. Observe the following example:

Convert \(ABC_{16}\) to binary:

\[
\begin{array}{ccc}
A & B & C_{16} \\
\hline
1010 & 1011 & 1100_2 \\
\end{array}
\]

Solution: \(ABC_{16} = 101010111100_2\)

Hex to Octal

Just like the conversion of octal to hex, conversion of hex to octal is a two-step procedure. First, convert the hex number to binary; and second, convert the binary number to octal. Let’s use the same example we used above in the hex to binary conversion and convert it to octal:

\[
\begin{array}{ccc}
A & B & C_{16} \\
\hline
1010 & 1011 & 1100_2 \\
\end{array}
\]

\[
\begin{array}{cccc}
 & 101 & 010 & 111 & 100_2 \\
\hline
 & 5 & 2 & 7 & 4_8 \\
\end{array}
\]

Convert these base 16 numbers to their equivalent base 2 and base 8 numbers:

Q87. \(23_{16}\)
Q88. \(1B_{16}\)
Q89. \(0.E4_{16}\)
Q90. \(45.A_{16}\)

CONVERSION TO DECIMAL

Computer data will have little meaning to you if you are not familiar with the various number systems. It is often necessary to convert those binary, octal, or hex numbers to decimal numbers. The need for understanding is better illustrated by showing you a paycheck printed in binary. A check in the amount of \(10,010,101.00_2\) looks impressive but in reality only amounts to \(149.00_{10}\)
**Binary to Decimal**

The computer that calculates your pay probably operates with binary numbers, so a conversion takes place in the computer before the amount is printed on your check. Some computers, however, don’t automatically convert from binary to decimal. There may be times when you must convert mathematically.

To convert a base 2 number to base 10, you must know the decimal equivalent of each power of 2. The decimal value of a power of 2 is obtained by multiplying 2 by itself the number of times indicated by the exponent for whole numbers; for example, $2^4 = 2 \times 2 \times 2 \times 2$ or $16_{10}$.

For fractional numbers, the decimal value is equal to 1 divided by 2 multiplied by itself the number of times indicated by the exponent. Look at this example:

$$2^{-3} = \frac{1}{2 \times 2 \times 2} = 0.125_{10}$$

The table below shows a portion of the positions and decimal values of the binary system:

<table>
<thead>
<tr>
<th>Radix Point</th>
<th>$2^5$</th>
<th>$2^4$</th>
<th>$2^3$</th>
<th>$2^2$</th>
<th>$2^1$</th>
<th>$2^0$</th>
<th>$2^{-1}$</th>
<th>$2^{-2}$</th>
<th>$2^{-3}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>32</td>
<td>16</td>
<td>8</td>
<td>4</td>
<td>2</td>
<td>1</td>
<td>0.5</td>
<td>0.25</td>
<td>0.125</td>
</tr>
</tbody>
</table>

Remember, earlier in this chapter you learned that any number to the 0 power is equal to $1_{10}$.

Another method of determining the decimal value of a position is to multiply the preceding value by 2 for whole numbers and to divide the preceding value by 2 for fractional numbers, as shown below:

Let’s convert a binary number to decimal by using the positional notation method. First, write out the number to be converted; then, write in the decimal equivalent for each position with a 1 indicated. Add these values to determine the decimal equivalent of the binary number. Look at our example:
You may want to write the decimal equivalent for each position as we did in the following example.
Add only the values indicated by a 1.

For practice let’s convert these binary numbers to decimal:

Q91. \(10010_2\)
Q92. \(1111100_2\)
Q93. \(1010101_2\)
Q94. \(0.0101_2\)
Q95. \(0.1010_2\)
Q96. \(1101101.1111_2\)

Octal to Decimal

Conversion of octal numbers to decimal is best done by the positional notation method. This process is the one we used to convert binary numbers to decimal.

First, determine the decimal equivalent for each position by multiplying 8 by itself the number of times indicated by the exponent. Set up a bar graph of the positions and values as shown below:
To convert an octal number to decimal, write out the number to be converted, placing each digit under the proper position.

Example:

\[
\begin{array}{cccccccc}
4 & 0 & 9 & 6 & 5 & 1 & 2 & 6 & 4 & 8 & 1 \\
\times 7 & \times 4 & \times 3
\end{array}
\]

\[
\begin{array}{cccccccc}
3 \\
32 \\
+ 448 \\
483_{10}
\end{array}
\]

Solution: 743<sub>8</sub> is equal to 483<sub>10</sub>

Now follow the conversion of 26525<sub>8</sub> to decimal:

\[
\begin{array}{cccccccc}
4 & 0 & 9 & 6 & 5 & 1 & 2 & 6 & 4 & 8 & 1 \\
\times 2 & \times 6 & \times 5 & \times 2 & \times 5
\end{array}
\]

\[
\begin{array}{cccccccc}
5 \\
16 \\
320 \\
3072 \\
+ 8192 \\
11605_{10}
\end{array}
\]

Solution: 11,605<sub>10</sub> is the decimal equivalent of 26,525<sub>8</sub>

To convert a fraction or a mixed number, simply use the same procedure.

Example: Change .5<sub>8</sub> to decimal:
Example: Convert 24.36\textsubscript{8} to decimal:

\[
\begin{array}{c|c|c|c|c}
64 & 8 & 1 & \cdot 125 & .015625 \\
\times 2 & \times 4 & \times 3 & \times 6 & .09375 \\
\hline
\cdot & \cdot & \cdot & \cdot & .37500 \\
+ & + & + & + & 4.00000 \\
\cdot & \cdot & \cdot & \cdot & 16.00000 \\
\hline
\cdot & \cdot & \cdot & \cdot & 20.46875\textsubscript{10}
\end{array}
\]

Solution: 24.36\textsubscript{8} equals 20.46875\textsubscript{10}

If your prefer or find it easier, you may want to convert the octal number to binary and then to decimal.

Convert the following numbers to decimal:

\begin{itemize}
  \item Q97. 17\textsubscript{8}
  \item Q98. 64\textsubscript{8}
  \item Q99. 375\textsubscript{8}
  \item Q100. 0.4\textsubscript{8}
  \item Q101. 0.61\textsubscript{8}
  \item Q102. 10.22\textsubscript{8}
\end{itemize}

**Hex to Decimal**

It is difficult to comprehend the magnitude of a base 16 number until it is presented in base 10; for instance, E0\textsubscript{16} is equal to 224\textsubscript{10}. You must remember that usually fewer digits are necessary to represent a decimal value in base 16.

When you convert from base 16 to decimal, you may use the positional notation system for the powers of 16 (a bar graph). You can also convert the base 16 number to binary and then convert to base 10.

Note in the bar graph below that each power of 16 results in a tremendous increase in the decimal equivalent. Only one negative power (16\textsuperscript{-1}) is shown for demonstration purposes:
Just as you did with octal conversion, write out the hex number, placing each digit under the appropriate decimal value for that position. Multiply the decimal value by the base 16 digit and add the values. (Convert A through F to their decimal equivalent before multiplying). Let’s take a look at an example.

Convert 2C₁₆ to decimal:

\[
\begin{array}{c|c|c|c|c|c}
\text{Positional Notation:} & 16^4 & 16^3 & 16^2 & 16^1 & 16^{-1} \\
\hline
\text{Decimal Equivalent:} & 65,536 & 4,096 & 256 & 16 & 1 \cdot 0.0625
\end{array}
\]

The decimal equivalent of 2C₁₆ is 44₁₀.

Use the same procedure we used with binary and octal to convert base 16 fractions to decimal.

If you choose to convert the hex number to binary and then to decimal, the solution will look like this:

\[
\begin{array}{c|c|c|c|c|c}
\text{Positional Notation:} & 16^2 & 16^1 & 16^0 & 16^{-1} & 16^{-2} \\
\hline
\text{Decimal Equivalent:} & 4096 & 256 & 16 & 1 \cdot 0.0625
\end{array}
\]

\[\times 2 \quad \times C \quad (12) \quad 12 \quad +32 \quad 44_{10}\]

Convert these base 16 numbers to base 10:

Q103. 2₄₁₆
Q104. A₅₁₆
Q105. D₅₁₆
BINARY-CODED DECIMAL

In today’s technology, you hear a great deal about microprocessors. A microprocessor is an integrated circuit designed for two purposes: data processing and control.

Computers and microprocessors both operate on a series of electrical pulses called words. A word can be represented by a binary number such as 10110011₂. The word length is described by the number of digits or BITS in the series. A series of four digits would be called a 4-bit word and so forth. The most common are 4-, 8-, and 16-bit words. Quite often, these words must use binary-coded decimal inputs.

Binary-coded decimal, or BCD, is a method of using binary digits to represent the decimal digits 0 through 9. A decimal digit is represented by four binary digits, as shown below:

<table>
<thead>
<tr>
<th>BCD</th>
<th>Decimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0</td>
</tr>
<tr>
<td>0001</td>
<td>1</td>
</tr>
<tr>
<td>0010</td>
<td>2</td>
</tr>
<tr>
<td>0011</td>
<td>3</td>
</tr>
<tr>
<td>0100</td>
<td>4</td>
</tr>
<tr>
<td>0101</td>
<td>5</td>
</tr>
<tr>
<td>0110</td>
<td>6</td>
</tr>
<tr>
<td>0111</td>
<td>7</td>
</tr>
<tr>
<td>1000</td>
<td>8</td>
</tr>
<tr>
<td>1001</td>
<td>9</td>
</tr>
</tbody>
</table>

You should note in the table above that the BCD coding is the binary equivalent of the decimal digit.

Since many devices use BCD, knowing how to handle this system is important. You must realize that BCD and binary are not the same. For example, 49₁₀ in binary is 110001₂, but 49₁₀ in BCD is 01001001₂. Each decimal digit is converted to its binary equivalent.

BCD Conversion

You can see by the above table, conversion of decimal to BCD or BCD to decimal is similar to the conversion of hexadecimal to binary and vice versa.

For example, let’s go through the conversion of 264₈ to BCD. We’ll use the block format that you used in earlier conversions. First, write out the decimal number to be converted; then, below each digit write the BCD equivalent of that digit:
The BCD equivalent of 264\textsubscript{10} is 00100100100\textsubscript{BCD}. To convert from BCD to decimal, simply reverse the process as shown:

\[
\begin{array}{c|c|c}
2 & 6 & 4_{10} \\
\hline
0010 & 0110 & 0100_{BCD}
\end{array}
\]

The sum plus the add 6 correction factor can then be converted back to decimal to check the answer. Put any carries that were developed in the add 6 process into a new 4-bit word:

\[
\begin{array}{c|c|c}
1001 & 1000 & 0011_{BCD} \\
\hline
9 & 8 & 3_{10}
\end{array}
\]

BCD Addition

The procedures followed in adding BCD are the same as those used in binary. There is, however, the possibility that addition of BCD values will result in invalid totals. The following example shows this:

Add 9 and 6 in BCD:

\[
\begin{array}{c|c|c|c}
& & 1001_{BCD} & = 9_{10} \\
& + & 0110_{BCD} & = 6_{10} \\
& & 1111_{BCD} & \rightarrow 15_{10}
\end{array}
\]

The sum 11112 is the binary equivalent of 15\textsubscript{10}; however, 1111 is not a valid BCD number. You cannot exceed 1001 in BCD, so a correction factor must be made. To do this, you add 6\textsubscript{10} (0110\textsubscript{BCD}) to the sum of the two numbers. The "add 6" correction factor is added to any BCD group larger than 1001\textsubscript{2}. Remember, there is no 1010\textsubscript{2}, 1011\textsubscript{2}, 1100\textsubscript{2}, 1101\textsubscript{2}, 1110\textsubscript{2}, or 1111\textsubscript{2} in BCD:

\[
\begin{array}{c|c|c}
1111 & \leftarrow INVALID BCD \\
& + & 0110_{BCD} \\
0001 & 0101 & \leftarrow New BCD
\end{array}
\]

The sum plus the add 6 correction factor can then be converted back to decimal to check the answer. Put any carries that were developed in the add 6 process into a new 4-bit word:

\[
\begin{array}{c|c|c|c}
0001 & 0101_{BCD} & \hline
1 & 5_{10}
\end{array}
\]

Now observe the addition of 60\textsubscript{10} and 55\textsubscript{10} in BCD:
In this case, the higher order group is invalid, but the lower order group is valid. Therefore, the correction factor is added only to the higher order group as shown:

\[
\begin{array}{c}
1011 \ 0101 \\
+ \ 0110 \ 0000 \\
\hline
0001 \ 0001 \ 0101_{BCD}
\end{array}
\]

Add \(6_{10}\)

Convert this total to decimal to check your answer:

\[
\begin{array}{c}
0001 \ 0001 \ 0101_{BCD} \\
\hline
1 \ 1 \ 5_{10}
\end{array}
\]

Remember that the correction factor is added only to groups that exceed \(9_{10} (1001_{BCD})\).

Convert the following numbers to BCD and add:

**Q107.**

\[
\begin{array}{c}
3_{10} \\
+ \ 5_{10}
\end{array}
\]

**Q108.**

\[
\begin{array}{c}
1_{10} \\
+ \ 8_{10}
\end{array}
\]

**Q109.**

\[
\begin{array}{c}
7_{10} \\
+ \ 4_{10}
\end{array}
\]
14<sub>10</sub>
+ 8<sub>10</sub>

**SUMMARY**

Now that you’ve completed this chapter, you should have a basic understanding of number systems. The number systems that were dealt with are used extensively in the microprocessor and computer fields. The following is a summary of the emphasized terms and points found in the “Number Systems” chapter.

The **UNIT** represents a single object.

A **NUMBER** is a symbol used to represent one or more units.

The **RADIX** is the base of a positional number system. It is equal to the number of symbols used in that number system.

A **POSITIONAL NOTATION** is a system in which the value or magnitude of a number is defined not only by its digits or symbol value, but also by its position. Each position represents a power of the radix, or base, and is ranked in ascending or descending order.

\[
\begin{array}{ccccccc}
2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} & 2^{-3} \\
1 & 0 & 1 & \mathbf{\cdot} & 0 & 1 & 1_2 \\
\uparrow \\
\text{Radix Point}
\end{array}
\]

The **MOST SIGNIFICANT DIGIT (MSD)** is a digit within a number (whole or fractional) that has the largest effect (weighing power) on that number.

\[
\begin{array}{ccccccc}
4 & 7 & 9 & 3 & .0 & 10 \\
\uparrow & \uparrow & \uparrow & \uparrow & \uparrow & \uparrow \\
\text{MSD} & \text{MSD} & \text{LSD} & \text{LSD} \\
0 & .1 & 0 & 6 & 6 & 8 \\
\uparrow & \uparrow & \uparrow & \uparrow & \uparrow & \uparrow \\
\text{MSD} & \text{LSD} & \text{LSD}
\end{array}
\]

The **LEAST SIGNIFICANT DIGIT (LSD)** is a digit within a number (whole or fractional) that has the least effect (weighting power) on that number.
The **Binary Number System** is a base 2 system. The symbols 1 and 0 can be used to represent the state of electrical/electronic devices. A binary 1 may indicate the device is active; a 0 may indicate the device is inactive.

The **Octal Number System** is a base 8 system and is quite useful as a tool in the conversion of binary numbers. This system works because 8 is an integral power of 2; that is, \(2^3 = 8\). The use of octal numbers reduces the number of digits required to represent the binary equivalent of a decimal number.

The **Hex Number System** is a base 16 system and is sometimes used in computer systems. A binary number can be converted directly to a base 16 number if the binary number is first broken into groups of four digits.

The basic rules of **Addition** apply to each of the number systems. Each system becomes unique when carries are produced.

**Subtraction** in each system is based on certain rules of that number system. The borrow varies in magnitude according to the number system in use. In most computers, subtraction is accomplished by using the complement (R’s or R’s-1) of the subtrahend and adding it to the minuend.

To **Convert a Whole Base 10 Number** to another system, divide the decimal number by the base of the number system to which you are converting. Continue dividing the quotient of the previous division until it can no longer be done. Extract the remainders — the remainder from the first computation will yield the LSD; the last will provide the MSD.
To **CONVERT DECIMAL FRACTIONS**, multiply the fraction by the base of the desired number system. Extract those digits that move to the left of the radix point. Continue to multiply the fractional product for as many places as needed. The first digit left of the radix point will be the MSD, and the last will be the LSD. The example to the right shows the process of converting $248.32_{10}$ to the octal equivalent $(370.243_{8})$.

**BINARY** numbers are converted to **OCTAL** and **HEX** by the grouping method. Three binary digits equal one octal digit; four binary digits equal one hex digit.
To **CONVERT** binary, octal, and hex numbers to DECIMAL use the POWERS of the base being converted.

![Diagram of binary number conversion]

**BINARY-CODED DECIMAL (BCD)** is a coding system used with some microprocessors. A correction factor is needed to correct invalid numbers.

**ANSWERS TO QUESTIONS Q1. THROUGH Q110.**

A1. Unit
A2. Number
A3. Arabic
A4. The number of symbols used in the system
A5. $173_{10}$
A6. $10^4, 10^3, 10^1, 10^0$,
A7. Radix point
A8.

(a) MSD $-4$, LSD $-0$
(b) MSD $-1$, LSD $-6$
(c) MSD $-2$, LSD $-4$
(d) MSD $-2$, LSD $-1$
A9. $11111_2$
A10. $11101_2$
A11. $100001_2$
A12. $101111_2$
A13. $1000_2$
A14. 11011110_2
A15. 10000_2
A16. 1011_2
A17. 11101_2
A18. 11_2
A19. 1110_2
A20. 11111_2
A21. 221_{10}
A22. 01100011_2
A23. −0001_2
A24. 10_8
A25. 60_8
A26. 1015_8
A27. 22306_8
A28. 151_8
A29. 24_8
A30. 321_8
A31. 36_8
A32. 336_8
A33. 377_8
A34. 104_8
A35. 7767_8
A36. DD8D_{16}
A37. 11FDB_{16}
A38. 125F_{16}
A39. 12020_{16}
A40. 191AB_{16}
A41. 1AA8_{16}
A42. 335_{16}
A43. $935_{16}$
A44. $9531_{16}$
A45. $36B3_{16}$
A46. $10ABC_{16}$
A47. $42F0F_{16}$
A48. $1001000_2$
A49. $1100001_2$
A50. $11110011_2$
A51. $0.1110_2$
A52. $0.0101_2$
A53. $1001.01101_2$
A54. $7_8$
A55. $53_8$
A56. $763_8$
A57. $0.7467_8$
A58. $0.00203_8$
A59. $374.127_8$
A60. $2A_{16}$
A61. $53_{16}$
A62. $B0_{16}$
A63. $1EB_{16}$
A64. $0.B893_{16}$
A65. $2_8$
A66. $12_8$
A67. $57_8$
A68. $0.14_8$
A69. $0.63_8$
A70. $67.25_8$
A71. $2_{16}$
A72. $B_{16}$
A73. $2F_{16}$
A74. $0.3_{16}$
A75. $0.CC_{16}$
A76. $37.54_{16}$
A77. $111011_{2}$
A78. $101001010_{2}$
A79. $100000011_{2}$
A80. $0.100101110_{2}$
A81. $0.111011_{2}$
A82. $11110.101_{2}$
A83. $3C_{16}$
A84. $14A_{16}$
A85. $0.0C_{16}$
A86. $C.88_{16}$
A87. $100011_{2}; 43_{8}$
A88. $11011_{2}; 33_{8}$
A89. $0.111001_{2}; 0.71_{8}$
A90. $1000101.101_{2}; 105.5_{8}$
A91. $18_{10}$
A92. $124_{10}$
A93. $85_{10}$
A94. $0.3125_{10}$
A95. $0.625_{10}$
A96. $109.9375_{10}$
A97. $15_{10}$
A98. $52_{10}$
A99. $253_{10}$
A100. $0.5_{10}$
<table>
<thead>
<tr>
<th>A101.</th>
<th>0.765625&lt;sub&gt;10&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>A102.</td>
<td>8.28125&lt;sub&gt;10&lt;/sub&gt;</td>
</tr>
<tr>
<td>A103.</td>
<td>36&lt;sub&gt;10&lt;/sub&gt;</td>
</tr>
<tr>
<td>A104.</td>
<td>165&lt;sub&gt;10&lt;/sub&gt;</td>
</tr>
<tr>
<td>A105.</td>
<td>219&lt;sub&gt;10&lt;/sub&gt;</td>
</tr>
<tr>
<td>A106.</td>
<td>998.3125&lt;sub&gt;10&lt;/sub&gt;</td>
</tr>
<tr>
<td>A107.</td>
<td>1000&lt;sub&gt;BCD&lt;/sub&gt;</td>
</tr>
<tr>
<td>A108.</td>
<td>1001&lt;sub&gt;BCD&lt;/sub&gt;</td>
</tr>
<tr>
<td>A109.</td>
<td>0001 0001&lt;sub&gt;BCD&lt;/sub&gt;</td>
</tr>
<tr>
<td>A110.</td>
<td>0010 0010&lt;sub&gt;BCD&lt;/sub&gt;</td>
</tr>
</tbody>
</table>
CHAPTER 2
FUNDAMENTAL LOGIC CIRCUITS

LEARNING OBJECTIVES

Upon completing this chapter, you should be able to do the following:

1. Identify general logic conditions, logic states, logic levels, and positive and negative logic as these terms and characteristics apply to the inputs and outputs of fundamental logic circuits.

2. Identify the following logic circuit gates and interpret and solve the associated Truth Tables:
   a. AND
   b. OR
   c. Inverters (NOT circuits)
   d. NAND
   e. NOR

3. Identify variations of the fundamental logic gates and interpret the associated Truth Tables.

4. Determine the output expressions of logic gates in combination.

5. Recognize the laws, theorems, and purposes of Boolean algebra.

INTRODUCTION

In chapter 1 you learned that the two digits of the binary number system can be represented by the state or condition of electrical or electronic devices. A binary 1 can be represented by a switch that is closed, a lamp that is lit, or a transistor that is conducting. Conversely, a binary 0 would be represented by the same devices in the opposite state: the switch open, the lamp off, or the transistor in cut-off.

In this chapter you will study the four basic logic gates that make up the foundation for digital equipment. You will see the types of logic that are used in equipment to accomplish the desired results. This chapter includes an introduction to Boolean algebra, the logic mathematics system used with digital equipment. Certain Boolean expressions are used in explanation of the basic logic gates, and their expressions will be used as each logic gate is introduced.

COMPUTER LOGIC

Logic is defined as the science of reasoning. In other words, it is the development of a reasonable or logical conclusion based on known information.
GENERAL LOGIC

Consider the following example: If it is true that all Navy ships are gray and the USS *Lincoln* is a Navy ship, then you would reach the logical conclusion that the USS *Lincoln* is gray.

To reach a logical conclusion, you must assume the qualifying statement is a condition of truth. For each statement there is also a corresponding false condition. The statement "USS Lincoln is a Navy ship" is true; therefore, the statement "USS *Lincoln* is not a Navy ship" is false. There are no *in-between* conditions.

Computers operate on the principle of logic and use the **TRUE** and **FALSE** logic conditions of a logical statement to make a programmed decision.

The conditions of a statement can be represented by symbols (variables); for instance, the statement "Today is payday" might be represented by the symbol P. If today actually is payday, then P is TRUE. If today is not payday, then P is FALSE. As you can see, a statement has two conditions. In computers, these two conditions are represented by electronic circuits operating in two **LOGIC STATES**. These logic states are 0 (*zero*) and 1 (*one*). Respectively, 0 and 1 represent the FALSE and TRUE conditions of a statement.

When the TRUE and FALSE conditions are converted to electrical signals, they are referred to as **LOGIC LEVELS** called **HIGH** and **LOW**. The 1 state might be represented by the presence of an electrical signal (HIGH), while the 0 state might be represented by the absence of an electrical signal (LOW).

If the statement "Today is payday" is FALSE, then the statement "Today is NOT payday" must be TRUE. This is called the **COMPLEMENT** of the original statement. In the case of computer math, complement is defined as the opposite or negative form of the original statement or variable. If today were payday, then the statement "Today is not payday" would be FALSE. The complement is shown by placing a bar, or **VINCULUM**, over the statement symbol (in this case, \( \bar{P} \)). This variable is spoken as **NOT P**. Table 2-1 shows this concept and the relationship with logic states and logic levels.

<table>
<thead>
<tr>
<th>Example 1: Assume today is payday</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>STATEMENT</strong></td>
</tr>
<tr>
<td>Original: TODAY IS PAYDAY</td>
</tr>
<tr>
<td>Complement: TODAY IS NOT PAYDAY</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Example 2: Assume today is not payday</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>STATEMENT</strong></td>
</tr>
<tr>
<td>Original: TODAY IS NOT PAYDAY</td>
</tr>
<tr>
<td>Complement: TODAY IS NOT PAYDAY</td>
</tr>
</tbody>
</table>
In some cases, more than one variable is used in a single expression. For example, the expression \( AB \bar{C} D \) is spoken "A AND B AND NOT C AND D."

**POSITIVE AND NEGATIVE LOGIC**

To this point, we have been dealing with one type of logic polarity, positive. Let’s further define logic polarity and expand to cover in more detail the differences between positive and negative logic.

Logic polarity is the type of voltage used to represent the logic 1 state of a statement. We have determined that the two logic states can be represented by electrical signals. Any two distinct voltages may be used. For instance, a positive voltage can represent the 1 state, and a negative voltage can represent the 0 state. The opposite is also true.

Logic circuits are generally divided into two broad classes according to their polarity — positive logic and negative logic. The voltage levels used and a statement indicating the use of positive or negative logic will usually be specified on logic diagrams supplied by manufacturers.

In practice, many variations of logic polarity are used; for example, from a high-positive to a low-positive voltage, or from positive to ground; or from a high-negative to a low-negative voltage, or from negative to ground. A brief discussion of the two general classes of logic polarity is presented in the following paragraphs.

**Positive Logic**

Positive logic is defined as follows: If the signal that activates the circuit (the 1 state) has a voltage level that is more positive than the 0 state, then the logic polarity is considered to be positive. Table 2-2 shows the manner in which positive logic may be used.

<table>
<thead>
<tr>
<th>EXAMPLE 1</th>
<th>Active signal</th>
<th>Complement</th>
<th>Voltage Level</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TRUE, 1, HIGH</td>
<td>FALSE, 0, LOW</td>
<td>+10 volts</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 volts</td>
</tr>
</tbody>
</table>

As you can see, in positive logic the 1 state is at a more positive voltage level than the 0 state.

**Negative Logic**

As you might suspect, negative logic is the opposite of positive logic and is defined as follows: If the signal that activates the circuit (the 1 state) has a voltage level that is more negative than the 0 state, then the logic polarity is considered to be negative. Table 2-3 shows the manner in which negative logic may be used.
Table 2-3.—Examples of Negative Logic

<table>
<thead>
<tr>
<th>EXAMPLE 1</th>
<th>Active signal — TRUE, 1, LOW = + 5 volts</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Complement — FALSE, 0, HIGH = +10 volts</td>
</tr>
<tr>
<td>EXAMPLE 2</td>
<td>Active signal — TRUE, 1, LOW = -10 volts</td>
</tr>
<tr>
<td></td>
<td>Complement — FALSE, 0, HIGH = -5 volts</td>
</tr>
</tbody>
</table>

**NOTE:** The logic level LOW now represents the 1 state. This is because the 1 state voltage is more negative than the 0 state.

In the examples shown for negative logic, you notice that the voltage for the logic 1 state is more negative with respect to the logic 0 state voltage. This holds true in example 1 where both voltages are positive. In this case, it may be easier for you to think of the TRUE condition as being less positive than the FALSE condition. Either way, the end result is negative logic.

The use of positive or negative logic for digital equipment is a choice to be made by design engineers. The difficulty for the technician in this area is limited to understanding the type of logic being used and keeping it in mind when troubleshooting.

**NOTE:**

UNLESS OTHERWISE NOTED, THE REMAINDER OF THIS BOOK WILL DEAL ONLY WITH POSITIVE LOGIC.

**LOGIC INPUTS AND OUTPUTS**

As you study logic circuits, you will see a variety of symbols (variables) used to represent the inputs and outputs. The purpose of these symbols is to let you know what inputs are required for the desired output.

If the symbol A is shown as an input to a logic device, then the logic level that represents A must be **HIGH** to activate the logic device. That is, it must satisfy the input requirements of the logic device before the logic device will issue the TRUE output.

Look at view A of figure 2-1. The symbol X represents the input. As long as the switch is open, the lamp is not lit. The open switch represents the logic 0 state of variable X.
Figure 2-1. —Logic switch: A. Logic 0 state; B. Logic 1 state.

Closing the switch (view B), represents the logic 1 state of X. Closing the switch completes the circuit causing the lamp to light. The 1 state of X satisfied the input requirement and the circuit therefore produced the desired output (logic HIGH); current was applied to the lamp causing it to light.

If you consider the lamp as the output of a logic device, then the same conditions exist. The TRUE (1 state) output of the logic device is to have the lamp lit. If the lamp is not lit, then the output of the logic device is FALSE (0 state).

As you study logic circuits, it is important that you remember the state (1 or 0) of the inputs and outputs.

So far in this chapter, we have discussed the two conditions of logical statements, the logic states representing these two conditions, logic levels and associated electrical signals and positive and negative logic. We are now ready to proceed with individual logic device operations. These make up the majority of computer circuitry.

As each of the logic devices are presented, a chart called a TRUTH TABLE will be used to illustrate all possible input and corresponding output combinations. Truth Tables are particularly helpful in understanding a logic device and for showing the differences between devices.

The logic operations you will study in this chapter are the AND, OR, NOT, NAND, and NOR. The devices that accomplish these operations are called logic gates, or more informally, gates. These gates are the foundation for all digital equipment. They are the "decision-making" circuits of computers and other types of digital equipment. By making decisions, we mean that certain conditions must exist to produce the desired output.

In studying each gate, we will introduce various mathematical SYMBOLS known as BOOLEAN ALGEBRA expressions. These expressions are nothing more than descriptions of the input requirements necessary to activate the circuit and the resultant circuit output.
THE AND GATE

The AND gate is a logic circuit that requires all inputs to be TRUE at the same time in order for the output to be TRUE.

LOGIC SYMBOL

The standard symbol for the AND gate is shown in figure 2-2. Variations of this standard symbol may be encountered. These variations become necessary to illustrate that an AND gate may have more than one input.

If we apply two variables, A and B, to the inputs of the AND gate, then both A and B would have to be TRUE at the same time to produce the desired TRUE output. The symbol f designates the output function. The Boolean expression for this operation is \( f = A \cdot B \) or \( f = AB \). The expression is spoken, "f = A AND B." The dot, or lack of, indicates the AND function.

AND GATE OPERATION

We can demonstrate the operation of the AND gate with a simple circuit that has two switches in series as shown in figure 2-3. You can see that both switches would have to be closed at the same time to light the lamp (view A). Any other combination of switch positions (view B) would result in an open circuit and the lamp would not light (logic 0).

Now look at figure 2-4. Signal A is applied to one input of the AND gate and signal B to the other. At time \( T_0 \), both inputs are LOW (logic 0) and \( f \) is LOW. At \( T_1 \), A goes HIGH (logic 1); B remains LOW; and as a result, \( f \) remains LOW. At \( T_2 \), A goes LOW and B goes HIGH; \( f \), however, is still LOW, because the proper input conditions have not been satisfied (A and B both HIGH at the same time). At \( T_4 \), both A
and B are HIGH. As a result, f is HIGH. The input requirements have been satisfied, so the output is HIGH (logic 1).

TRUTH TABLE

Now let's refer to figure 2-5. As you can see, a Truth Table and a Table of Combinations are shown. The latter is a deviation of the Truth Table. It uses the HIGH and LOW logic levels to depict the gate's inputs and resultant output combinations rather than the 1 and 0 logic states. By comparing the inputs and outputs of the two tables, you see how one can easily be converted to the other (remember, 1 = HIGH and 0 = LOW). The Table of Combinations is shown here only to familiarize you with its existence, it will not be seen again in this book. As we mentioned earlier, the Truth Table is a chart that shows all possible combinations of inputs and the resulting outputs. Compare the AND gate Truth Table (figure 2-5) with the input signals shown in figure 2-4.

\[ f = A \cdot B \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

TRUTH TABLE

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
</tr>
</tbody>
</table>

TABLE OF COMBINATIONS

Figure 2-5. —AND gate logic symbol, Truth Table, and Table of Combinations.
The first combination (A = 0, B = 0) corresponds to T₀ in figure 2-4; the second to T₁; the third to T₂; and the last to T₄. When constructing a Truth Table, you must include all possible combinations of the inputs, including the all 0s combination.

A Truth Table representing an AND gate with three inputs (X, Y, and Z) is shown below. Remember that the two-input AND gate has four possible combinations, with only one of those combinations providing a HIGH output. An AND gate with three inputs has eight possible combinations, again with only one combination providing a HIGH output. Make sure you include all possible combinations. To check if you have all combinations, raise 2 to the power equal to the number of input variables. This will give you the total number of possible combinations. For example:

EXAMPLE 1-AB = 2² = 4 combinations
EXAMPLE 2-XYZ = 2³ = 8 combinations

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

As with all AND gates, all the inputs must be HIGH at the same time to produce a HIGH output. Don’t be confused if the complement of a variable is used as an input. When a complement is indicated as an input to an AND gate, it must also be HIGH to satisfy the input requirements of the gate. The Boolean expression for the output is formulated based on the TRUE inputs that give a TRUE output. Here is an adage that might help you better understand the AND gate:

In order to produce a 1 output, all the inputs must be 1. If any or all of the inputs is/are 0, then the output will be 0.

Referring to the following examples should help you cement this concept in your mind. Remember, the inputs, whether the original variable or the complement must be high in order for the output to be high. The three examples given are all AND gates with two inputs. Keep in mind the Boolean expression for the output is the result of all the inputs being HIGH.
Q1. What is defined as "the science of reasoning?"

Q2. With regard to computer logic circuits, what is meant by "complement?"

Q3. What are the complements of the following terms?
   a. Q
   b. R
   c. V
   d. Z

Q4. If logic 1 = -5 vdc and logic 0 = -10 vdc, what logic polarity is being used?

Q5. If logic 1 = +2 vdc and logic 0 = -2 vdc, what logic polarity is being used?

Q6. If logic 1 = -5 vdc and logic 0 = 0 vdc, what logic polarity is being used?

Q7. What is the Boolean expression for the output of an AND gate that has R and S as inputs?

Q8. What must be the logic state of R and S to produce the TRUE output?

Q9. How many input combinations exist for a four-input AND gate?
THE OR GATE

The OR gate differs from the AND gate in that only ONE input has to be HIGH to produce a HIGH output. An easy way to remember the OR gate is that any HIGH input will yield a HIGH output.

LOGIC SYMBOL

Figure 2-6 shows the standard symbol for the OR gate. The number of inputs will vary according to the needs of the designer.

The OR gate may also be represented by a simple circuit as shown in figure 2-7. In the OR gate, two switches are placed in parallel. If either or both of the switches are closed (view A), the lamp will light. The only time the lamp will not be lit is when both switches are open (view B).

Let’s assume we are applying two variables, X and Y, to the inputs of an OR gate. For the circuit to produce a HIGH output, either variable X, variable Y, or both must be HIGH. The Boolean expression for this operation is \( f = X + Y \) and is spoken "f equals X OR Y." The plus sign indicates the OR function and should not be confused with addition.

OR GATE OPERATION

Look at figure 2-8. At time \( T_0 \), both X and Y are LOW and f is LOW. At \( T_1 \), X goes HIGH producing a HIGH output. At \( T_2 \) when both inputs go LOW, f goes LOW. When Y goes HIGH at \( T_3 \), f
also goes HIGH and remains HIGH until both inputs are again LOW. At T₅, both X and Y go HIGH causing f to go HIGH.

TRUTH TABLE

Using the inputs X and Y, let's construct a Truth Table for the OR gate. You can see from the discussion of figure 2-8 that there are four combinations of inputs. List each of these combinations of inputs and the respective outputs and you have the Truth Table for the OR gate.

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

f = X + Y

When writing or stating the Boolean expression for an OR gate with more than two inputs, simply place the OR sign (+) between each input and read or state the sign as OR. For example, the Boolean expression for an OR gate with the inputs of A, B, C, and D would be:

f = A+B+C+D

This expression is spoken "f equals A OR B OR C OR D."

You can substitute the complements for the original statements as we did with the AND gate or use negative logic; but for an output from an OR gate, at least one of the inputs must be TRUE.
Q10. Write the Boolean expression for an OR gate having G, K, and L as inputs.

Q11. How many input combinations are possible using G, K, and L?

Q12. How many of those combinations will produce a HIGH output?

THE INVERTER

The INVERTER, often referred to as a NOT gate, is a logic device that has an output opposite of the input. It is sometimes called a NEGATOR. It may be used alone or in combination with other logic devices to fulfill equipment requirements.

When an inverter is used alone, it is represented by the symbol shown in figure 2-9 (view A). It will more often be seen in conjunction with the symbol for an amplifier (view B). Symbols for inverters used in combination with other devices will be shown later in the chapter.

Let’s go back to the statement "Today is payday." We stated that P represents the TRUE state. If we apply P to the input of the inverter as shown in figure 2-10, then the output will be the opposite of the input. The output, in this case, is \( \overline{P} \). At times \( T_0 \) through \( T_2 \), P is LOW. Consequently, the output (\( \overline{P} \)) is HIGH. At \( T_2 \), P goes HIGH and as a result \( \overline{P} \) goes LOW. \( \overline{P} \) remains LOW as long as P is HIGH and vice versa. The Boolean expression for the output of this gate is \( f = \overline{P} \).

Figure 2-9. —Inverter: A. Symbol for inverter used alone; B. Symbol for an amplifier/inverter.

![Inverter Symbol](image-url)
You will recall that $\bar{P}$ is the complement of $P$.

The Truth Table for an inverter is shown below.

<table>
<thead>
<tr>
<th>$P$</th>
<th>$f$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

The output of an inverter will be the complement of the input. The following examples show various inputs to inverters and the resulting outputs:

The vinculum, or NOT sign, is placed over the entire output or removed from the output, depending on the input. If we applied $A \bar{B} C$ to an inverter, the output would be $\bar{A} \bar{B} C$. And if we ran that output through another inverter, the output would be $A \bar{B} \bar{C}$.
Q13. What is the complement of XYZ?

Q14. The input to an inverter is $\overline{X} + (YZ)$. What is the output?

Q15. In a properly functioning circuit, can both the input and output of an inverter be HIGH at the same time?

THE NAND GATE

The NAND gate is another logic device commonly found in digital equipment. This gate is simply an AND gate with an inverter (NOT gate) at the output.

LOGIC SYMBOL

The logic symbol for the NAND gate is shown in figure 2-11.

Figure 2-11. —NAND gate.

The NAND gate can have two or more inputs. The output will be LOW only when all the inputs are HIGH. Conversely, the output will be HIGH when any or all of the inputs are LOW.

The NAND gate performs two functions, AND and NOT. Separating the NAND symbol to show these two functions would reveal the equivalent circuits depicted in figure 2-12. This should help you better understand how the NAND gate functions.

Figure 2-12. —NAND gate equivalent circuit: A. Either X or Y or both are LOW; B. Both X and Y are HIGH.
Inputs X and Y are applied to the AND gate. If either X or Y or both are LOW (view A), then the output of the AND gate is LOW. A LOW (logic 0) on the input of the inverter results in a HIGH (logic 1) output. When both X and Y are HIGH (view B), the output of the AND gate is HIGH; thus the output of the inverter is LOW. The Boolean expression for the output of a NAND gate with these inputs is \( f = \overline{XY} \). The expression is spoken "X AND Y quantity NOT." The output of any NAND gate is the negation of the input. For example, if our inputs are X and \( \overline{Y} \), the output will be \( \overline{XY} \).

**NAND GATE OPERATION**

Now, let’s observe the logic level inputs and corresponding outputs as shown in figure 2-13. At time \( T_0 \), X and Y are both LOW. The output is HIGH; the opposite of an AND gate with the same inputs. At \( T_1 \), X goes HIGH and Y remains LOW. As a result, the output remains HIGH. At \( T_2 \), X goes LOW and Y goes HIGH. Again, the output remains HIGH. When both X and Y are HIGH at \( T_4 \), the output goes LOW. The output will remain LOW only as long as both X and Y are HIGH.

![Figure 2-13. NAND gate input and output signals.](image)

**TRUTH TABLE**

The Truth Table for a NAND gate with X and Y as inputs is shown below.

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ F = \overline{XY} \]

**Q16.** A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

**Q17.** What must be the state of the inputs to a NAND gate in order to produce a LOW output?
Q18. What is the output Boolean expression for a NAND gate with inputs A, \( \overline{B} \), and C?

Q19. A NAND gate has inputs labeled as A, \( \overline{B} \), and C. If A and \( \overline{B} \) are HIGH, C must be at what logic level to produce a HIGH output?

THE NOR GATE

As you might expect, the NOR gate is an OR gate with an inverter on the output.

LOGIC SYMBOL

The standard logic symbol for this gate is shown in figure 2-14. More than just the two inputs may be shown.

![NOR gate](image)

Figure 2-14. —NOR gate.

The NOR gate will have a HIGH output only when all the inputs are LOW.

When broken down, the two functions performed by the NOR gate can be represented by the equivalent circuit depicted in figure 2-15. When both inputs to the OR gate are LOW, the output is LOW. A LOW applied to an inverter gives a HIGH output. If either or both of the inputs to the OR gate are HIGH, the output will be HIGH. When this HIGH output is applied to the inverter, the resulting output is LOW. The Boolean expression for the output of this NOR gate is \( f = \overline{K + L} \). The expression is spoken, "K OR L quantity NOT."

![NOR gate equivalent circuit](image)

Figure 2-15. —NOR gate equivalent circuit.

NOR GATE OPERATION

The logic level inputs and corresponding outputs for a NOR gate are shown in figure 2-16. At time \( T_0 \), both K and L are LOW; as a result, f is HIGH. At \( T_1 \), K goes HIGH, L remains LOW, and f goes LOW. At \( T_2 \), K goes LOW, L goes HIGH, and the output remains LOW. The output goes HIGH again at \( T_3 \) when both inputs are LOW. At \( T_4 \) when both inputs are HIGH, the output goes LOW and remains LOW until \( T_5 \) when both inputs go LOW. Remember the output is just opposite of what it would be for an OR gate.
Figure 2-16.—NOR gate input and output signals.

TRUTH TABLE

The Truth Table for a NOR gate with K and L as inputs is shown below.

<table>
<thead>
<tr>
<th>K</th>
<th>L</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ f = \overline{K + L} \]

Q20. How does a NOR gate differ from an OR gate?

Q21. What will be the output of a NOR gate when both inputs are HIGH?

Q22. What is the output Boolean expression for a NOR gate with R and T as inputs?

Q23. In what state must the inputs to a NOR gate be in order to produce a logic 1 output?

VARIATIONS OF FUNDAMENTAL GATES

Now that you are familiar with fundamental logic gates, let’s look at some variations of these gates that you may encounter.
Up to now you have seen inverters used alone or on the output of AND and OR gates. Inverters may also be used on one or more of the inputs to the logic gates. Take a look at the examples as discussed in the following paragraphs.

**AND/NAND GATE VARIATIONS**

If we place an inverter on one input of a two-input AND gate, the output will be quite different from that of the standard AND gate.

In figure 2-17, we have placed an inverter on the A input. When A is HIGH, the inverter makes it a LOW going into the AND gate. In order for the output to be HIGH, A would have to be LOW while B is HIGH, as shown in the Truth Table. If the inverter were on the B input, the output expression would then be $f = A \overline{B}$.

![Figure 2-17. AND gate with one inverted input.](image)

Now let’s compare a NAND gate to an AND gate with an inverter on each input. Figure 2-18 shows these gates and the associated Truth Tables. With the NAND gate (view A), the output is HIGH when either or both inputs is/are LOW. The AND gate with inverters on each input (view B), produces a HIGH output only when both inputs are LOW. This comparison also points out the differences between the expressions $f = A \overline{B}$ (A AND B quantity NOT) and $f = \overline{\overline{A}} \overline{\overline{B}}$ (NOT A AND NOT B).

Now, look over the Truth Tables for figures 2-17, 2-18, and 2-19; look at how the outputs vary with inverters in different positions.
Figure 2-18.—Comparison of NAND gate and AND gate with inverted inputs: A. NAND gate; B. AND gate with inverters on each input.

Figure 2-19.—NAND gate with one inverted input.

**OR/NOR GATE VARIATIONS**

The outputs of OR and NOR gates may also be changed with the use of inverters.

An OR gate with one input inverted is shown in figure 2-20. The output of this OR gate requires that A be LOW, B be HIGH, or both of these conditions existing at the same time in order to have a HIGH output. Since the A input is inverted, it must be LOW if B is LOW in order to produce a HIGH output. Therefore the output is $f = \overline{A} + B$. 
Figure 2-20. —OR gate with one inverted input.

Figure 2-21 compares a NOR gate (view A), to an OR gate with inverters on both inputs (view B), and shows the respective Truth Tables. The NOR gate will produce a HIGH output only when both inputs are LOW. The OR gate with inverted inputs produces a HIGH output with all input combinations EXCEPT when both inputs are HIGH. This figure also illustrates the differences between the expressions \( f = A + B \) (A OR B quantity NOT) and \( f = \overline{A} + \overline{B} \) (NOT A OR NOT B).

As with the NAND gate, one or more inputs to NOR gates may be inverted. Figure 2-22 shows the result of inverting a NOR gate input. In this case, because of the inversion of the B input and the inversion of the output, the only time this gate will produce a HIGH output is when A is LOW and B is HIGH. The output Boolean expression for this gate is \( f = \overline{A} + B \), spoken “A OR NOT B quantity NOT.”
Table 2-4 illustrates AND, NOR, NAND, and OR gate combinations that produce the same output. You can see by the table that there is more than one way to achieve a desired output. Although the gates have only two inputs, the table can be extended to more than two inputs.
Table 2-4.—Equivalent AND and NOR, NAND and OR Gates

<table>
<thead>
<tr>
<th>AND GATES</th>
<th>OR GATES</th>
<th>TRUTH TABLES</th>
</tr>
</thead>
<tbody>
<tr>
<td>A B</td>
<td>A B</td>
<td>A B</td>
</tr>
<tr>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>0 0</td>
<td>0 1</td>
<td>0 1</td>
</tr>
<tr>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>0 0</td>
<td>1 0</td>
<td>1 0</td>
</tr>
<tr>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>0 0</td>
<td>1 0</td>
<td>1 0</td>
</tr>
<tr>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
</tr>
<tr>
<td>0 0</td>
<td>1 0</td>
<td>1 0</td>
</tr>
</tbody>
</table>

Q24. What is the output Boolean expression for an AND gate with A and B as inputs when the B input is inverted?

Q25. What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?
Q26. What is the output Boolean expression for the following gates?

LOGIC GATES IN COMBINATION

When you look at logic circuit diagrams for digital equipment, you are not going to see just a single gate, but many combinations of gates. At first it may seem confusing and complex. If you interpret one gate at a time, you can work your way through any network. In this section, we will analyze several combinations of gates and then provide you with some practice problems.

Figure 2-23 (view A) shows a simple combination of AND gates. The outputs of gates 1 and 2 are the inputs to gate 3. You already know that both inputs to an AND gate must be HIGH at the same time in order to produce a HIGH output.
Figure 2-23. —Logic gate combinations: A. Simple combination of AND gates; B. Simple combination of AND gates and OR gate.

The output Boolean expression of gate 1 is RS, and the output expression of gate 2 is TV. These two output expressions become the inputs to gate 3. Remember, the output Boolean expression is the result of the inputs, in this case (RS)(TV); spoken "quantity R AND S AND quantity T AND V."

In view B we have changed gate 3 to an OR gate. The outputs of gates 1 and 2 remain the same but the output of gate 3 changes as you would expect. The output of gate 3 is now (RS)+(TV); spoken "quantity R AND S OR quantity T AND V."

In figure 2-24 (view A), the outputs of two OR gates are being applied as the input to third OR gate. The output for gate 1 is R+S, and the output for gate 2 is T+V. With these inputs, the output expression of gate 3 is (R+S)+(T+V).
In view B, gate 3 has been changed to an AND gate. The outputs of gates 1 and 2 do not change, but the output expression of gate 3 does. In this case, the gate 3 output expression is \((R+S)(T+V)\). This expression is spoken, "quantity R OR S AND quantity T OR V." The parentheses are used to separate the input terms and to indicate the AND function. Without the parentheses the output expression would read \(R+ST+V\), which is representative of the circuit in view C. As you can see, this is not the same circuit as the one depicted in view B. It is very important that the Boolean expressions be written and spoken correctly.

The Truth Table for the output expression of gate 3 (view B) will help you better understand the output. When studying this Truth Table, notice that the only time \(f\) is HIGH (logic 1) is when either or both \(R\) and \(S\) AND either or both \(T\) and \(V\) are HIGH (logic 1).
Now let’s determine the output expression for the NOR gate in figure 2-25. First write the outputs of gates 1, 2, and 3:

\[
\begin{array}{cccccc|c}
R & S & T & V & f \\
0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 \\
0 & 0 & 1 & 1 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 1 & 0 \\
0 & 1 & 1 & 0 & 1 & 1 \\
0 & 1 & 1 & 1 & 1 & 1 \\
1 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 & 1 & 1 \\
1 & 0 & 1 & 0 & 1 & 1 \\
1 & 0 & 1 & 1 & 1 & 1 \\
1 & 1 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 1 & 1 \\
1 & 1 & 1 & 0 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 \\
\end{array}
\]

\[f = (R + S) (T + V)\]

Since all three outputs are applied to gate 4, proceed as you would for any NOR gate. We separate each input to gate 4 with an OR sign (+) and then place a vinculum over the entire expression. The output expression of gate 4 is:

\[(AE) + (\overline{GH}) + (X + Z)\]
When you are trying to determine the outputs of logic gates in combination, take them one gate at a time!

Now write the output expressions for the following logic gate combinations:

Q27.

Q28.

Q29.
Boolean logic, or Boolean algebra as it is called today, was developed by an English mathematician, George Boole, in the 19th century. He based his concepts on the assumption that most quantities have two possible conditions — TRUE and FALSE. This is the same theory you were introduced to at the beginning of this chapter.

Throughout our discussions of fundamental logic gates, we have mentioned Boolean expressions. A Boolean expression is nothing more than a description of the input conditions necessary to get the desired output. These expressions are based on Boole's laws and theorems.

**PURPOSE**

Boolean algebra is used primarily by design engineers. Using this system, they are able to arrange logic gates to accomplish desired tasks. Boolean algebra also enables the engineers to achieve the desired output by using the fewest number of logic gates. Since space, weight, and cost are important factors in the design of equipment, you would usually want to use as few parts as possible.
Figure 2-26 (view A), shows a rather complex series of gates. Through proper application of Boolean algebra, the circuit can be simplified to the single OR gate shown in view B. Figure 2-27 shows the simplification process and the Boolean laws and theorem used to accomplish it.

![Logic simplification: A. Complex series of gates; B. Simplified single OR gate.](image)

Figure 2-26. —Logic simplification: A. Complex series of gates; B. Simplified single OR gate.
LAWS AND THEOREMS

Each of the laws and theorems of Boolean algebra, along with a simple explanation, is listed below.

**LAW OF IDENTITY** — a term that is TRUE in one part of an expression will be TRUE in all parts of the expression (A = A or A = A).
COMMUTATIVE LAW — the order in which terms are written does not affect their value \((AB = BA, A+B = B+A)\).

ASSOCIATIVE LAW — a simple equality statement \(A(BC) = ABC\) or \(A+(B+C) = A+B+C\).

IDEMPOTENT LAW — a term ANDed with itself or ORed with itself is equal to that term \((AA = A, A+A = A)\).

DOUBLE NEGATIVE LAW — a term that is inverted twice is equal to the term \(\overline{\overline{A}} = A\).

COMPLEMENTARY LAW — a term ANDed with its complement equals 0, and a term ORed with its complement equals 1 \((\overline{A} \cdot 0 = 0, A + \overline{A} = 1)\).

LAW OF INTERSECTION — a term ANDed with 1 equals that term and a term ANDed with 0 equals 0 \((A \cdot 1 = A, A \cdot 0 = 0)\).

LAW OF UNION — a term ORed with 1 equals 1 and a term ORed with 0 equals that term \((A+1 = 1, A+0 = A)\).

DeMORGAN'S THEOREM — this theorem consists of two parts: (1) \(\overline{AB} = \overline{A} + \overline{B}\) and (2) \(\overline{A + B} = \overline{A} \cdot \overline{B}\) (Look at the fourth and eighth sets of gates in table 2-4).

DISTRIBUTIVE LAW — (1) a term \(A\) ANDed with an parenthetical expression \((B+C)\) equals that term ANDed with each term within the parenthesis: \(A \cdot (B+C) = AB + AC\); (2) a term \(A\) ORed with a parenthetical expression \((B \cdot C)\) equals that term ORed with each term within the parenthesis: \(A + (BC) = (A+B) \cdot (A+C)\).

LAW OF ABSORPTION — this law is the result of the application of several other laws: \(A \cdot (A+B) = A\) or \(A+(AB) = A\).

LAW OF COMMON IDENTITIES — the two statements \(A \cdot (\overline{A} + B) = AB\) and \(A + \overline{A} \cdot B = A + B\) are based on the complementary law.
Table 2-5. —Boolean Laws and Theorems

|   | Law of Identity   | $A = A$  
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>$\overline{A} = \overline{A}$</td>
</tr>
<tr>
<td>2</td>
<td>Commutative Law</td>
<td>$A \cdot B = B \cdot A$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + B = B + A$</td>
</tr>
<tr>
<td>3</td>
<td>Associative Law</td>
<td>$A \cdot (B \cdot C) = A \cdot B \cdot C$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + (B + C) = A + B + C$</td>
</tr>
<tr>
<td>4</td>
<td>Idempotent Law</td>
<td>$A \cdot A = A$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + A = A$</td>
</tr>
<tr>
<td>5</td>
<td>Double Negative Law</td>
<td>$\overline{\overline{A}} = A$</td>
</tr>
<tr>
<td>6</td>
<td>Complementary Law</td>
<td>$A \cdot \overline{A} = 0$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + \overline{A} = 1$</td>
</tr>
<tr>
<td>7</td>
<td>Law of Intersection</td>
<td>$A \cdot 1 = A$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A \cdot 0 = 0$</td>
</tr>
<tr>
<td>8</td>
<td>Law of Union</td>
<td>$A + 1 = 1$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + 0 = A$</td>
</tr>
<tr>
<td>9</td>
<td>DeMorgan’s Theorem</td>
<td>$\overline{A \cdot B} = \overline{A} + \overline{B}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$\overline{A + B} = \overline{A} \cdot \overline{B}$</td>
</tr>
<tr>
<td>10</td>
<td>Distributive Law</td>
<td>$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + (B \cdot C) = (A + B) \cdot (A + C)$</td>
</tr>
<tr>
<td>11</td>
<td>Law of Absorption</td>
<td>$A \cdot (A + B) = A$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + (A \cdot B) = A$</td>
</tr>
<tr>
<td>12</td>
<td>Law of Common Identities</td>
<td>$A \cdot (\overline{A} + B) = AB$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$A + (\overline{AB}) = A + B$</td>
</tr>
</tbody>
</table>

If you wish a more detailed study of Boolean algebra, we suggest you obtain Mathematics, Volume 3, NAVEDTRA 10073-A1.

Q33. Boolean algebra is based on the assumption that most quantities have _______ conditions.

Q34. Boolean algebra is used primarily by _______ to simplify circuits.

SUMMARY

This chapter has presented information on logic, fundamental logic gates, and Boolean laws and theorems. The information that follows summarizes the important points of this chapter.

LOGIC is the development of a logical conclusion based on known information.

Computers operate on the assumption that statements have two conditions — TRUE and FALSE.
**POSITIVE LOGIC** is defined as follows: If the signal that activates the circuit (the 1 state) has a voltage level that is more POSITIVE than the 0 state, then the logic polarity is considered to be POSITIVE.

**NEGATIVE LOGIC** is defined as follows: If the signal that activates the circuit (the 1 state) has a voltage level that is more NEGATIVE than the 0 state, then the logic polarity is considered to be NEGATIVE.

In **DIGITAL LOGIC** (positive or negative), the TRUE condition of a statement is represented by the logic 1 state and the FALSE condition is represented by the logic 0 state.

**LOGIC LEVELS** High and LOW represent the voltage levels of the two logic states. Logic level HIGH represents the more positive voltage while logic level LOW represents the less positive (more negative) voltage. In positive logic, the HIGH level corresponds to the TRUE or 1 state and the LOW level corresponds to the FALSE or 0 state. In negative logic, the HIGH level corresponds to the FALSE or 0 state and the LOW level corresponds to the TRUE or 1 state.

A **BOOLEAN EXPRESSION** is a statement that represents the inputs and outputs of logic gates.

The **AND GATE** requires all inputs to be HIGH at the same time in order to produce a HIGH output.

![AND Gate Diagram]

The **OR GATE** requires one or both inputs to be HIGH in order to produce a HIGH output.

![OR Gate Diagram]

**INVERTER** (NOT function or negator) is a logic gate used to complement the state of the input variable; that is, a 1 becomes a 0 or a 0 becomes a 1. It may be used on any input or output of any gate to obtain the desired result.

![Inverter Diagram]
The NAND GATE functions as an AND gate with an inverted output.

![NAND Gate Diagram]

The NOR GATE functions as an OR gate with an inverted output.

![NOR Gate Diagram]

When deriving the output Boolean expression of a combination of gates, solve one gate at a time. Boolean algebra is used primarily for the design and simplification of circuits.

**Answers to Questions Q1. Through Q34.**

A1. Logic.
A2. The opposite of the original statement.
A3.
   a. \( \overline{Q} \)
   b. \( \overline{R} \)
   c. \( \overline{V} \)
   d. \( \overline{Z} \)
A4. Positive.
A5. Positive.
A7. \( f = RS \).
A8. Both must be 1s (HIGH) at the same time.
A9. 16.

A10. $f = G + K + L$.

A11. Eight.

A12. Seven.

A13. $\overline{XYZ}$

A14. $\overline{X} + (YZ)$.

A15. No.

A16. HIGH.

A17. All inputs must be HIGH.

A18. $\overline{ABC}$

A19. Low.

A20. It has an inverter on the output.

A21. Low.

A22. $\overline{R + T}$

A23. All inputs must be low.

A24. $A \overline{B}$.

A25. OR gate.

A26.

   a. $\overline{R + T}$

   b. $\overline{KL}$

   c. $\overline{FG}$

   d. $\overline{F + G}$

A27. $(ABC)(DE)$.

A28. $(ABC)+(DE)$.

A29. $(R+S+T)(X+Y+Z)$.

A30. $(R+S+T)+(X+Y+Z)$.

A31. $(\overline{JK})(\overline{M+N})$. 

2-35
A32. \((AB)(M + N)\ (\overline{X} + \overline{Y})\).

A33. Two.

A34. Design engineers.
CHAPTER 3
SPECIAL LOGIC CIRCUITS

LEARNING OBJECTIVES

Upon completion of this chapter, you should be able to do the following:

1. Recognize the types of special logic circuits used in digital equipment.
2. Identify exclusive OR and exclusive NOR circuits and interpret their respective Truth Tables.
3. Identify adder and subtracter circuits.
4. Identify the types of flip-flops used in digital equipment and their uses.
5. Identify counters, registers, and clock circuits.
6. Describe the elements that make up logic families — RTL, DTL, TTL, CMOS.

INTRODUCTION

Figure 3-1 is a portion of a typical logic diagram. It is similar to the diagrams you will encounter as your study of digital circuitry progresses.
Look closely at the figure. You will see many familiar logic gates. You will also see several that you may not recognize.
Digital equipment must be capable of many more operations than those described in chapter 2. Provisions must be made for accepting information; performing arithmetic or logic operations; and transferring, storing, and outputting information. Timing circuits are included to ensure that all operations occur at the proper time.

In this chapter you will become acquainted with the logic circuits used to perform the operations mentioned above.

**THE EXCLUSIVE OR GATE**

The exclusive OR gate is a modified OR gate that produces a HIGH output when only one of the inputs is HIGH. You will often see the abbreviation X-OR used to identify this gate. When both inputs are HIGH or when both inputs are LOW, the output is LOW.

The standard symbol for an exclusive OR gate is shown in figure 3-2 along with the associated Truth Table. The operation function sign for the exclusive OR gate is $\oplus$.

![Figure 3-2. —Exclusive OR gate and Truth Table.](image)

If you were to observe the input and output signals of an X-OR gate, the results would be similar to those shown in figure 3-3. At $T_0$, both inputs are LOW and the output is LOW. At $T_1$, A goes to HIGH and remains HIGH until $T_2$. During this time the output is HIGH. At $T_3$, B goes HIGH and remains HIGH through $T_5$. At $T_4$, A again goes HIGH and remains HIGH through $T_5$. Between $T_3$ and $T_4$, the output is HIGH. At $T_4$, when both A and B are HIGH, the output goes LOW.
THE EXCLUSIVE NOR GATE

The exclusive NOR (X-NOR) gate is nothing more than an X-OR gate with an inverted output. It produces a HIGH output when the inputs are either all HIGH or all LOW. The standard symbol and the Truth Table are shown in figure 3-4. The operation function sign is \( \oplus \) with a vinculum over the entire expression.

A timing diagram for the X-NOR gate is shown in figure 3-5. You can see that from T_0 to T_1, when both inputs are LOW, the output is HIGH. The output goes LOW when the inputs are opposite; one HIGH and the other LOW. At time T_3, both inputs go HIGH causing the output to go HIGH.
Q1. What is the sign of operation for the X-OR gate?

Q2. What will be the output of an X-OR gate when both inputs are HIGH?

Q3. A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Q4. What type of gate is represented by the output Boolean expression $\overline{T \oplus R}$?

Q5. What will be the output of an X-NOR gate when both inputs are LOW?

ADDERS

Adders are combinations of logic gates that combine binary values to obtain a sum. They are classified according to their ability to accept and combine the digits. In this section we will discuss quarter adders, half adders, and full adders.

QUARTER ADDER

A quarter adder is a circuit that can add two binary digits but will not produce a carry. This circuit will produce the following results:

0 plus 0 = 0
0 plus 1 = 1
1 plus 0 = 1
1 plus 1 = 0 (no carry)

Figure 3-5. —Exclusive NOR gate timing diagram.
You will notice that the output produced is the same as the output for the Truth Table of an X-OR. Therefore, an X-OR gate can be used as a quarter adder.

The combination of gates in figure 3-6 will also produce the desired results. When A and B are both LOW (0), the output of each AND gate is LOW (0); therefore, the output of the OR gate is LOW (0). When A is HIGH and B is LOW, then $\neg B$ is HIGH and AND gate 1 produces a HIGH output, resulting in a sum of 1 at gate 3. With A LOW and B HIGH, gate 2 output is HIGH, and the sum is 1. When both A and B are HIGH, neither AND gate has an output, and the output of gate 3 is LOW (0); no carry is produced.

HALF ADDER

A half adder is designed to combine two binary digits and produce a carry.

Figure 3-7 shows two ways of constructing a half adder. An AND gate is added in parallel to the quarter adder to generate the carry. The SUM column of the Truth Table represents the output of the quarter adder, and the CARRY column represents the output of the AND gate.
We have seen that the output of the quarter adder is HIGH when either input, but not both, is HIGH. It is only when both inputs are HIGH that the AND gate is activated and a carry is produced. The largest sum that can be obtained from a half adder is $10_2$ ($1_2$ plus $1_2$).

**FULL ADDER**

The full adder becomes necessary when a carry input must be added to the two binary digits to obtain the correct sum. A half adder has no input for carries from previous circuits.

One method of constructing a full adder is to use two half adders and an OR gate as shown in figure 3-8. The inputs A and B are applied to gates 1 and 2. These make up one half adder. The sum output of this half adder and the carry-from a previous circuit become the inputs to the second half adder. The carry from each half adder is applied to gate 5 to produce the carry-out for the circuit.

![Figure 3-8. —Full adder and Truth Table.](image)

Now let's add a series of numbers and see how the circuit operates.

First, let's add 1 and 0. When either A or B is HIGH, gate 1 has an output. This output is applied to gates 3 and 4. Since the carry-in is 0, only gate 3 will produce an output. The sum of $1_2$ and $0_2$ is $1_2$.

Now let's add $1_2$ and $1_2$. If A and B are both HIGH, the output of gate 1 is LOW. When the carry-in is 0 (LOW), the output of gate 3 is LOW. Gate 2 produces an output that is applied to gate 5, which produces the carry-out. The sum of $1_2$ and $1_2$ is $10_2$, just as it was for the half adder.

When A and B are both LOW and the carry-in is 1, only gate 3 has an output and produces a sum of $1_2$ with no carry-out.

Now, let's add A or B and a carry-in. For example, let's assume that A is HIGH and B is LOW. With these conditions, gate 1 will have an output. This output and the carry-in applied to gates 3 and 4 will produce a sum out of 0 and a carry of 1. This carry from gate 4 will cause gate 5 to produce a carry-out. The sum of A and a carry ($1_2$ plus $1_2$) is $10_2$. 

3-7
When A, B, and the carry-in are all HIGH, a sum of 1 and a carry-out are produced. First, consider A and B. When both are HIGH, the output of gate 1 is LOW, and the output of gate 2 is HIGH, giving us a carry-out at gate 5. The carry-in produces a 1 output at gate 3, giving us a sum of 1. The output of the full adder is 11_2. The sum of 1_2 plus 1_2 plus 1_2 is 11_2.

**PARALLEL ADDERS**

The adders discussed in the previous section have been limited to adding single-digit binary numbers and carries. The largest sum that can be obtained using a full adder is 11_2.

Parallel adders let us add multiple-digit numbers. If we place full adders in parallel, we can add two- or four-digit numbers or any other size desired.

Figure 3-9 uses STANDARD SYMBOLS to show a parallel adder capable of adding two, two-digit binary numbers. In previous discussions we have depicted circuits with individual logic gates shown. Standard symbols (blocks) allow us to analyze circuits with inputs and outputs only. One standard symbol may actually contain many and various types of gates and circuits. The addend would be input on the A inputs (A_2 = MSD, A_1 = LSD), and the augend input on the B inputs (B_2 = MSD, B_1 = LSD). For this explanation we will assume there is no input to C_0 (carry from a previous circuit).

![Figure 3-9. —Parallel binary adder.](image)

Now let’s add some two-digit numbers. To add 10_2 (addend) and 01_2 (augend), assume there are numbers at the appropriate inputs. The addend inputs will be 1 on A_2 and 0 on A_1. The augend inputs will be 0 on B_2 and 1 on B_1. Working from right to left, as we do in normal addition, let’s calculate the outputs of each full adder.

With A_1 at 0 and B_1 at 1, the output of adder 1 will be a sum (S_1) of 1 with no carry (C_1). Since A_2 is 1 and B_2 is 0, we have a sum (S_2) of 1 with no carry (C_2) from adder 1. To determine the sum, read the outputs (C_2, S_2, and S_1) from left to right. In this case, C_2 = 0, S_2 = 1, and S_1 = 1. The sum, then, of 10_2 and 01_2 is 011_2 or 11_2.

To add 11_2 and 01_2, assume one number is applied to A_1 and A_2, and the other to B_1 and B_2, as shown in figure 3-10. Adder 1 produces a sum (S_1) of 0 and a carry (C_1) of 1. Adder 2 gives us a sum (S_2)
of 0 and a carry \( C_2 \) of 1. By reading the outputs \( C_2, S_2, \) and \( S_1 \), we see that the sum of \( 11_2 \) and \( 01_2 \) is \( 100_2 \).

![Parallel addition diagram]

As you know, the highest binary number with two digits is \( 11_2 \). Using the parallel adder, let’s add \( 11_2 \) and \( 11_2 \).

First, apply the addend and augend to the A and B inputs. Calculate the output of each full adder beginning with full adder 1. With \( A_1 \) and \( B_1 \) at 1, \( S_1 \) is 0 and \( C_1 \) is 1. Since all three inputs \( (A_2, B_2, \) and \( C_1) \) to full adder 2 are 1, the output will be 1 at \( S_2 \) and 1 at \( C_2 \). The output of the circuit, as you read left to right, is \( 110_2 \), the sum of \( 11_2 \) and \( 11_2 \).

Parallel adders may be expanded by combining more full adders to accommodate the number of digits in the numbers to be added. There must be one full adder for each digit.

**Q6.** What advantage does a half adder have over a quarter adder?

**Q7.** An X-OR gate may be used as what type of adder?

**Q8.** What will be the output of a half adder when both inputs are 1s?

**Q9.** What type of adder is used to handle a carry from a previous circuit?

**Q10.** How many full adders are required to add four-digit numbers?

**Q11.** With the inputs shown below, what will be the output of \( S_1, S_2, \) and \( C_2 \)?
Q12. What is the output of $C_1$?

**SUBTRACTION**

Subtraction is accomplished in computers by the R’s complement and add method. This is the same method you used in chapter 1 to subtract binary numbers.

R’s complement subtraction allows us to use fewer circuits than would be required for separate add and subtract functions. Adding X-OR gates to full adders, as shown in figure 3-11, enables the circuit to perform R’s complement subtraction as well as addition.

![Figure 3-11. —R’s complement adder/subtractor.](image)

To add two numbers using this circuit, the addend and augend are applied to the A and B inputs. The B inputs are applied to one input of the X-OR gates. A control signal is applied to the other input of the X-OR gates. When the control signal is LOW, the circuit will add; and when it is HIGH, the circuit will subtract.

In the add mode, the outputs of the X-OR gates will be the same as the B inputs. Addition takes place in the same manner as described in parallel addition.

Before we attempt to show subtraction, let’s review R’s complement subtraction. To subtract $10_2$ from $11_2$, write down the minuend ($11_2$). Perform the R’s complement on the subtrahend. Now add the minuend and the complemented subtrahend.

\[
\begin{array}{c}
11_2 \text{ minuend} \\
+ \quad \quad 01_2 \quad \text{R’s complement} \\
\hline
101 \quad \text{Difference}
\end{array}
\]

Disregard the most significant 1, and the difference between $11_2$ and $10_2$ is $01_2$. The most significant 1 will not be used in the example shown in the following paragraph.
Now let's subtract 10\(_2\) from 11\(_2\) using the adder/subtractor circuit. The minuend (11\(_2\)) is input on the A terminals, and the subtrahend (10\(_2\)) is input on the B terminals. In the subtract mode, a 1 from the control circuit is input to each of the X-OR gates and to the C\(_0\) carry input. By applying a 1 to each of the X-OR gates, you find the output will be the complement of the subtrahend input at B\(_1\) and B\(_2\). Since B\(_1\) is a 0, the output of X-OR 1 will be 1. The input B\(_2\) to X-OR 2 will be inverted to a 0. The HIGH input to C\(_0\) acts as a carry from a previous circuit. The combination of the X-OR gates and the HIGH at C\(_0\) produces the R's complement of the subtrahend. The full adders add the minuend and the R's complement of the subtrahend and produce the difference. The output of C\(_2\) is not used. The outputs of S\(_2\) and S\(_1\) are 0 and 1, respectively, indicating a difference of 01\(_2\). Therefore, 11\(_2\) minus 10\(_2\) equals 01\(_2\).

Q13. What type of logic gates are added to a parallel adder to enable it to subtract?

Q14. How many of these gates would be needed to add a four-digit number?

Q15. In the add mode, what does the output of C\(_2\) indicate?

Q16. In the subtract mode, a 1 at C\(_0\) performs what portion of the R's complement?

Q17. In the subtract mode, which portion of the problem is complemented?

**FLIP-FLOPS**

Flip-flops (FFs) are devices used in the digital field for a variety of purposes. When properly connected, flip-flops may be used to store data temporarily, to multiply or divide, to count operations, or to receive and transfer information.

Flip-flops are bistable multivibrators. The types used in digital equipment are identified by the inputs. They may have from two up to five inputs depending on the type. They are all common in one respect. They have two, and only two, distinct output states. The outputs are normally labeled Q and \(\overline{Q}\) and should always be complementary. When \(Q = 1\), then \(\overline{Q} = 0\) and vice versa.

In this section we will discuss four types of FFs that are common to digital equipment. They are the R-S, D, T, and J-K FFs.

**R-S FLIP-FLOP**

The R-S FF is used to temporarily hold or store information until it is needed. A single R-S FF will store one binary digit, either a 1 or a 0. Storing a four-digit binary number would require four R-S FFs.

The standard symbol for the R-S FF is shown in figure 3-12, view A. The name is derived from the inputs, R for reset and S for set. It is often referred to as an R-S LATCH. The outputs Q and \(\overline{Q}\) are complements, as mentioned earlier.
Figure 3-12. —R-S flip-flop: A. Standard symbol; B. R-S FF with inverted inputs.

The R-S FF has two output conditions. When the Q output is HIGH and $\overline{Q}$ is LOW, the FF is set. When Q is LOW and $\overline{Q}$ is HIGH, the FF is reset. When the R and S inputs are both LOW, the Q and $\overline{Q}$ outputs will both be HIGH. When this condition exists, the FF is considered to be JAMMED and the outputs cannot be used. The jammed condition is corrected when either S or R goes HIGH.

To set the flip-flop requires a HIGH on the S input and a LOW on the R input. To reset, the opposite is required; S input LOW and R input HIGH. When both R and S are HIGH, the FF will hold or "latch" the condition that existed before both inputs went HIGH.

Because the S input of this FF requires a logic LOW to set, a more easily understood symbol is shown in figure 3-12, view B. Refer to this view while reading the following paragraph.

In our description of R-S FF operation, let’s assume that the signals applied to the S and R inputs are the LSDs of two different binary numbers. Let’s also assume that these two binary numbers represent the speed and range of a target ship. The LSDs will be called SB0 (Speed Bit 0) and RB0 (Range Bit 0) and will be applied to the S and R inputs respectively. Refer to figure 3-12, view B, and figure 3-13. At time $T_0$, both SB0 and RB0 are HIGH, as a result, both Q and $\overline{Q}$ are HIGH. This is the jammed state and as mentioned earlier, cannot be used in logic circuitry. At $T_1$, SB0 goes LOW and RB0 remains HIGH; Q goes LOW and $\overline{Q}$ remains HIGH; the FF is reset. At $T_2$, RB0 goes LOW and SB0 remains LOW; the FF is latched in the reset condition. At $T_3$, SB0 goes HIGH and RB0 remains LOW; the FF sets. At $T_4$, SB0 goes LOW and RB0 goes HIGH; the FF resets. When SB0 and RB0 input conditions reverse at $T_5$, the FF sets. The circuit is put in the latch condition at $T_6$ when SB0 goes LOW. Notice that the output changes states ONLY when the inputs are in opposite states.
Figure 3-13. —R-S flip-flop with inverted inputs timing diagram.

Figure 3-14 shows two methods of constructing an R-S FF. We can use these diagrams to prove the Truth Table for the R-S FF.

Figure 3-14. —R-S FF construction: A. Using cross-coupled NAND gates; B. Using cross-coupled OR gates.
Look at figure 3-14, view A. Let's assume SB0 is HIGH and RB0 is LOW. You should remember from chapter 2 that the output of an inverter is the complement of the input. In this case, since SB0 is HIGH, \( \overline{SB0} \) will be LOW. The LOW input to NAND gate 1 causes the Q output to go HIGH. This HIGH Q output is also fed to the input of NAND gate 2. The other input to NAND gate 2, \( \overline{RB0} \), is HIGH. With both inputs to gate 2 HIGH, the output goes LOW. The LOW \( \overline{Q} \) output is also fed to NAND gate 1 to be used as the "latch" signal. If SB0 goes LOW while this condition exists, there will be no change to the outputs because the FF would be in the latched condition; both SB0 and RB0 LOW.

When RB0 is HIGH and SB0 is LOW, \( \overline{RB0} \) being LOW drives the output, \( \overline{Q} \), to a HIGH condition. The HIGH \( \overline{Q} \) and HIGH \( \overline{SB0} \) inputs to gate 1 cause the output, Q, to go LOW. This LOW is also fed to NAND gate 2 to be used as the latch signal. Since SB0 is LOW, the FF will again go into the latched mode if RB0 goes LOW.

The cross-coupled OR gates in figure 3-14, view B, perform the same functions as the NAND gate configuration of view A. A HIGH input at SB0 produces a HIGH Q output, and a LOW at RB0 produces a LOW \( \overline{Q} \) output. The cross-coupled signals (\( \overline{Q} \) to gate 1 and Q to gate 2) are used as the latch signals just as in view A. You can trace other changes of the inputs using your knowledge of basic logic gates.

Q18. What are R-S FFs used for?

Q19. How many R-S FFs are required to store the number 100101\(_2\)?

Q20. For an R-S FF to change output conditions, the inputs must be in what states?

Q21. How may R-S FFs be constructed?

**TOGGLE FLIP-FLOP**

The toggle, or T, flip-flop is a bistable device that changes state on command from a common input terminal.

The standard symbol for a T FF is illustrated in figure 3-15, view A. The T input may be preceded by an inverter. An inverter indicates a FF will toggle on a HIGH-to-LOW transition of the input pulse. The absence of an inverter indicates the FF will toggle on a LOW-to-HIGH transition of the pulse.
The timing diagram in figure 3-15, view B, shows the toggle input and the resulting outputs. We will assume an initial condition ($T_0$) of $Q$ being LOW and $\overline{Q}$ being HIGH. At $T_1$, the toggle changes from a LOW to a HIGH and the device changes state; $Q$ goes HIGH and $\overline{Q}$ goes LOW. The outputs remain the same at $T_2$ since the device is switched only by a LOW-to-HIGH transition. At $T_3$, when the toggle goes HIGH, $Q$ goes LOW and $\overline{Q}$ goes HIGH; they remain that way until $T_5$.

Between $T_1$ and $T_5$, two complete cycles of $T$ occur. During the same time period, only one cycle is observed for $Q$ or $\overline{Q}$. Since the output cycle is one-half the input cycle, this device can be used to divide the input by 2.

The most commonly used T FFs are J-K FFs wired to perform a toggle function. This use will be demonstrated later in this section.

**Q22.** How many inputs does a T FF have?

**Q23.** What is the purpose of using T FFs?

### D FLIP-FLOP

The D FF is a two-input FF. The inputs are the data (D) input and a clock (CLK) input. The clock is a timing pulse generated by the equipment to control operations. The D FF is used to store data at a predetermined time and hold it until it is needed. This circuit is sometimes called a delay FF. In other words, the data input is delayed up to one clock pulse before it is seen in the output.

The simplest form of a D FF is shown in figure 3-16, view A. Now, follow the explanation of the circuit using the Truth Table and the timing diagram shown in figure 3-16, views B and C.
Depending on the circuit design, the clock (CLK) can be a square wave, a constant frequency, or asymmetrical pulses. In this example the clock (CLK) input will be a constant input at a given frequency. This frequency is determined by the control unit of the equipment. The data (D) input will be present when there is a need to store information. Notice in the Truth Table that output Q reflects the D input only when the clock transitions from 0 to 1 (LOW to HIGH).

Let’s assume that at T₀, CLK is 0, D is 1, and Q is 0. Input D remains at 1 for approximately 2 1/2 clock pulses. At T₁, when the clock goes to 1, Q also goes to 1 and remains at 1 even though D goes to 0 between T₃ and T₄. At T₅, the positive-going pulse of the clock causes Q to go to 0, reflecting the condition of D. The positive-going clock pulse at T₅ causes no change in the output because D is still LOW. Between T₅ and T₆, D goes HIGH, but Q remains LOW until T₇ when the clock goes HIGH.

The key to understanding the output of the D FF is to remember that the data (D) input is seen in the output only after the clock has gone HIGH.

You may see D FF symbols with two additional inputs — CLR (clear) and PR (preset). These inputs are used to set the start condition of the FF — CLR sets Q to 0; PR sets Q to 1. Figure 3-17 shows the standard symbol with the CLR and PR inputs. Since these inputs are preceded by inverters (part of the FF), a LOW-going signal is necessary to activate the FF. These signals (CLR and PR) override any existing condition of the output.
Figure 3-17. —D flip-flop with PR and CLR inputs.

You may also see an inverter at the clock input. In this case, the output will change on the negative-going transition of the clock pulse.

Q24. What are the inputs to a D FF?

Q25. How long is data delayed by a D FF?

Q26. What condition must occur to have a change in the output of a D FF?

J-K FLIP-FLOP

The J-K FF is the most widely used FF because of its versatility. When properly used it may perform the function of an R-S, T, or D FF. The standard symbol for the J-K FF is shown in view A of figure 3-18.
The J-K is a five-input device. The J and K inputs are for data. The CLK input is for the clock; and the PS and CLR inputs are the preset and clear inputs, respectively. The outputs $Q$ and $\overline{Q}$ are the normal complementary outputs.

Observe the Truth Table and timing diagram in figure 3-18, views B and C, as the circuit is explained.
Line 1 of the Truth Table corresponds to T₀ in the timing diagram. The PS and CLR inputs are both LOW. The CLK, J, and K inputs are irrelevant. At this point the FF is jammed, and both Q and \( \overline{Q} \) are HIGH. As with the R-S FF, this state cannot be used.

At T₁, PS remains LOW while CLR goes HIGH. The Q output remains HIGH and \( \overline{Q} \) goes LOW. The FF is in the PRESET condition (line 2 of the Truth Table).

At T₂, PS goes HIGH, CLR goes LOW, Q goes LOW, and \( \overline{Q} \) goes HIGH. At this point the FF is CLEARED (line 3 of the Truth Table). The condition of the CLK, J, and K inputs have no effect on the PS and CLR actions since these inputs override the other inputs. Starting at T₃, PS and CLR will be held at HIGHs so as not to override the other actions of the FF. Using the PS and CLR inputs only, the circuit will function as an R-S FF.

Between T₂ and T₃, the CLK input is applied to the device. Since the CLK input has an inverter, all actions will take place on the negative-going transition of the clock pulse.

Line 4 of the Truth Table shows both PS and CLR HIGH, a negative-going CLK, and J and K at 0, or LOW. This corresponds to T₃ on the timing diagram. In this condition the FF holds the previous condition of the output. In this case the FF is reset. If the circuit were set when these inputs occurred, it would remain set.

At time T₅, we have a negative-going clock pulse and a HIGH on the J input. This causes the circuit to set, Q to go HIGH, and \( \overline{Q} \) to go LOW. See line 5 of the Truth Table.

At T₆, J goes LOW, K goes HIGH, and the clock is in a positive-going transition. There is no change in the output because all actions take place on the negative clock transition.

At T₇, when J is LOW, K is HIGH; the clock is going negative, the FF resets, Q goes LOW, and \( \overline{Q} \) goes HIGH (line 6).

With both J and K HIGH and a negative-going clock (as at T₉ and line 7), the FF will toggle or change state with each clock pulse. It will continue to toggle as long as J and K both remain HIGH.

Line 8 of the Truth Table indicates that as long as the clock is in any condition other than a negative-going transition, there will be no change in the output regardless of the state of J or K.

As mentioned at the beginning of this section, J-K FFs may be used as R-S, T, or D FFs.

Figure 3-19 shows how a J-K can be made to perform the other functions.
Figure 3-19. —J-K versatility: A. Using just the PS and CLR inputs; B. Data applied to the J input; C. Both J and K inputs held HIGH.

In view A, using just the PS and CLR inputs of the J-K will cause it to react like an R-S FF.

In view B, data is applied to the J input. This same data is applied to the K input through an inverter to ensure that the K input is in the opposite state. In this configuration, the J-K performs the same function as a D FF.

View C shows both the J and K inputs held at 1, or HIGH. The FF will change state or toggle with each negative-going transition of the clock just as a T FF will.

Now you can see the versatility of the J-K FF.

Q27. What type of FF can be used as an R-S, a T, or a D FF?

Q28. What will be the output of Q if J is HIGH, PS and CLR are HIGH, and the clock is going negative?

Q29. Assume that K goes HIGH and J goes LOW; when will the FF reset?

Q30. What logic levels must exist for the FF to be toggled by the clock?

Q31. What two inputs to a J-K FF will override the other inputs?

Q32. How is the J-K FF affected if PS and CLR are both LOW?
CLOCKS AND COUNTERS

Clocks and counters are found in all types of digital equipment. Although they provide different functions, they are all constructed of circuits with which you are familiar. By changing the way the circuits are interconnected, we can build timing circuits, multipliers and dividers, and storage units. In this section we will discuss the purpose, construction, and operation of these important digital circuits.

CLOCKS

Clocks have been mentioned in the preceding section with regard to their action with FFs. You will recall that the clock is a timing signal generated by the equipment to control operations. This control feature is demonstrated in both the D and J-K FFs. Remember that the clock output had to be in a certain condition for the FFs to perform their functions.

The simplest form of a clock is the astable or free-running multivibrator. A schematic diagram of a typical free-running multivibrator is shown in figure 3-20 along with its output waveforms. This multivibrator circuit is called free running because it alternates between two different output voltages during the time it is active. Outputs 1 and 2 will be equal and opposite since Q_1 and Q_2 conduct alternately. The frequency of the outputs may be altered within certain limits by varying the values of R_2C_1 and R_3C_2. You may want to review the operation of the astable multivibrator in NEETS, Module 9, Introduction to Wave-Generation and Wave-Shaping Circuits. Although the astable multivibrator circuit seems to produce a good, balanced square wave, it lacks the frequency stability necessary for some types of equipment.

![Figure 3-20. —Free-running multivibrator.](image)

The frequency stability of the astable multivibrator can be increased by applying a trigger pulse to the circuit. The frequency of the trigger must be higher than the free-running frequency of the multivibrator. The output frequency will match the trigger frequency and produce a more stable output.
Another method of producing a stable clock pulse is to use a triggered monostable or one-shot multivibrator. You will recall from NEETS, Module 9, that a one-shot multivibrator has one stable state and will only change states when acted on by an outside source (the trigger). A block diagram of a monostable multivibrator with input and output signals is shown in figure 3-21. The duration of the output pulse is dependent on the charge time of an RC network in the multivibrator. Each trigger input results in a complete cycle in the output, as shown in figure 3-21. Trigger pulses are supplied by an oscillator.

![Monostable multivibrator block diagram.](image)

Figure 3-21. —Monostable multivibrator block diagram.

The circuits described previously are very simple clocks. However, as the complexity of the system increases, so do the timing requirements. Complex systems have multiphase clocks to control a variety of operations. Multiphase clocks allow functions involving more than one operation to be completed during a single clock cycle. They also permit an operation to extend over more than one clock cycle.

A block diagram of a two-phase clock system is shown in figure 3-22, view A. The astable multivibrator provides the basic timing for the circuit, while the one-shot multivibrators are used to shape the pulses. Outputs Q and \( \overline{Q} \) are input to one-shot multivibrators 1 and 2, respectively. The resulting outputs are in phase with the inputs, but the duration of the pulse is greatly reduced as shown in view B.

![Two-phase clock: A. Block diagram; B. Timing diagram.](image)

Figure 3-22. —Two-phase clock: A. Block diagram; B. Timing diagram.
Clocks are designed to provide the most efficient operation of the equipment. During the design phase, the frequency, pulse width, and the number of phases required is determined; and the clock circuit is built to meet those requirements.

Most modern high-speed equipment uses crystal-controlled oscillators as the basis for their timing networks. Crystals are stable even at extremely high frequencies.

Q33. What is a clock with regard to digital equipment?
Q34. What is the simplest type of clock circuit?
Q35. What is needed to use a monostable or one-shot multivibrator for a clock circuit?
Q36. What type of clock is used when more than one operation is to be completed during one clock cycle?

COUNTERS

A counter is simply a device that counts. Counters may be used to count operations, quantities, or periods of time. They may also be used for dividing frequencies, for addressing information in storage, or for temporary storage.

Counters are a series of FFs wired together to perform the type of counting desired. They will count up or down by ones, twos, or more.

The total number of counts or stable states a counter can indicate is called MODULUS. For instance, the modulus of a four-stage counter would be 16_{10}, since it is capable of indicating 0000_2 to 1111_2. The term modulo is used to describe the count capability of counters; that is, modulo-16 for a four-stage binary counter, modulo-11 for a decade counter, modulo-8 for a three-stage binary counter, and so forth.

Ripple Counters

Ripple counters are so named because the count is like a chain reaction that ripples through the counter because of the time involved. This effect will become more evident with the explanation of the following circuit.

Figure 3-23, view A, shows a basic four-stage, or modulo-16, ripple counter. The inputs and outputs are shown in view B. The four J-K FFs are connected to perform a toggle function; which, you will recall, divides the input by 2. The HIGHs on the J and K inputs enable the FFs to toggle. The inverters on the clock inputs indicate that the FFs change state on the negative-going pulse.
Assume that A, B, C, and D are lamps and that all the FFs are reset. The lamps will all be out, and the count indicated will be 0000₂. The negative-going pulse of clock pulse 1 causes FF1 to set. This lights lamp A, and we have a count of 0001₂. The negative-going pulse of clock pulse 2 toggles FF1, causing it to reset. This negative-going input to FF2 causes it to set and causes B to light. The count after two clock pulses is 0010₂, or 2₁₀. Clock pulse 3 causes FF1 to set and lights lamp A. The setting of FF1 does not affect FF2, and lamp B stays lit. After three clock pulses, the indicated count is 0011₂.

Clock pulse 4 causes FF1 to reset, which causes FF2 to reset, which causes FF3 to set, giving us a count of 0100₂. This step shows the ripple effect.

This setting and resetting of the FFs will continue until all the FFs are set and all the lamps are lit. At that time the count will be 1111₂ or 15₁₀. Clock pulse 16 will cause FF1 to reset and lamp A to go out. This will cause FF2 through FF4 to reset, in order, and will extinguish lamps B, C, and D. The counter would then start at 0001₂ on clock pulse 17. To display a count of 16₁₀ or 10000₂, we would need to add another FF.

The ripple counter is also called an ASYNCHRONOUS counter. Asynchronous means that the events (setting and resetting of FFs) occur one after the other rather than all at once. Because the ripple count is asynchronous, it can produce erroneous indications when the clock speed is high. A high-speed clock can cause the lower stage FFs to change state before the upper stages have reacted to the previous clock pulse. The errors are produced by the FFs' inability to keep up with the clock.
Synchronous Counter

High-frequency operations require that all the FFs of a counter be triggered at the same time to prevent errors. We use a SYNCHRONOUS counter for this type of operation.

The synchronous counter is similar to a ripple counter with two exceptions: The clock pulses are applied to each FF, and additional gates are added to ensure that the FFs toggle in the proper sequence.

A logic diagram of a three-state (modulo-8) synchronous counter is shown in figure 3-24, view A. The clock input is wired to each of the FFs to prevent possible errors in the count. A HIGH is wired to the J and K inputs of FF1 to make the FF toggle. The output of FF1 is wired to the J and K inputs of FF2, one input of the AND gate, and indicator A. The output of FF2 is wired to the other input of the AND gate and indicator B. The AND output is connected to the J and K inputs of FF3. The C indicator is the only output of FF3.

![Logic diagram of a three-stage synchronous counter](image)

During the explanation of this circuit, you should follow the logic diagram, view A, and the pulse sequences, view B.

Assume the following initial conditions: The outputs of all FFs, the clock, and the AND gate are 0; the J and K inputs to FF1 are HIGH. The negative-going portion of the clock pulse will be used throughout the explanation.

Clock pulse 1 causes FF1 to set. This HIGH lights lamp A, indicating a binary count of 001. The HIGH is also applied to the J and K inputs of FF2 and one input of the AND gate. Notice that FF2 and
FF3 are unaffected by the first clock pulse because the J and K inputs were LOW when the clock pulse was applied.

As clock pulse 2 goes LOW, FF1 resets, turning off lamp A. In turn, FF2 will set, lighting lamp B and showing a count of 010\textsubscript{2}. The HIGH from FF2 is also felt by the AND gate. The AND gate is not activated at this time because the signal from FF1 is now a LOW. A LOW is present on the J and K inputs of FF3, so it is not toggled by the clock.

Clock pulse 3 toggles FF1 again and lights lamp A. Since the J and K inputs to FF2 were LOW when pulse 3 occurred, FF2 does not toggle but remains set. Lamps A and B are lit, indicating a count of 011\textsubscript{2}. With both FF1 and FF2 set, HIGHs are input to both inputs of the AND gate, resulting in HIGHs to J and K of FF3. No change occurred in the output of FF3 on clock pulse 3 because the J and K inputs were LOW at the time.

Just before clock pulse 4 occurs, we have the following conditions: FF1 and FF2 are set, and the AND gate is outputting a HIGH to the J and K inputs of FF3. With these conditions all of the FFs will toggle with the next clock pulse.

At clock pulse 4, FF1 and FF2 are reset, and FF3 sets. The output of the AND gate goes to 0, and we have a count of 100\textsubscript{2}.

It appears that the clock pulse and the AND output both go to 0 at the same time, but the clock pulse arrives at FF3 before the AND gate goes LOW because of the transit time of the signal through FF1, FF2, and the AND gate.

Between pulses 4 and 8, FF3 remains set because the J and K inputs are LOW. FF1 and FF2 toggle in the same sequence as they did on clock pulses 1, 2, and 3.

Clock pulse 7 results in all of the FFs being set and the AND gate output being HIGH. Clock pulse 8 causes all the FFs to reset and all the lamps to turn off, indicating a count of 000\textsubscript{2}. The next clock pulse (9) will restart the count sequence.

**Q37. What is the modulus of a five-stage binary counter?**

**Q38. An asynchronous counter is also called a __________ counter.**

**Q39. J-K FFs used in counters are wired to perform what function?**

**Q40. What type of counter has clock pulses applied to all FFs?**

**Q41. In figure 3-24, view A, what logic element enables FF3 to toggle with the clock?**

**Q42. What is the largest count that can be indicated by a four-stage counter?**

**Decade Counter**

A decade counter is a binary counter that is designed to count to 10\textsubscript{10}, or 1010\textsubscript{2}. An ordinary four-stage counter can be easily modified to a decade counter by adding a NAND gate as shown in figure 3-25. Notice that FF2 and FF4 provide the inputs to the NAND gate. The NAND gate outputs are connected to the CLR input of each of the FFs.
The counter operates as a normal counter until it reaches a count of $1010_2$, or $10_{10}$. At that time, both inputs to the NAND gate are HIGH, and the output goes LOW. This LOW applied to the CLR input of the FFs causes them to reset to 0. Remember from the discussion of J-K FFs that CLR and PS or PR override any existing condition of the FF. Once the FFs are reset, the count may begin again. The following table shows the binary count and the inputs and outputs of the NAND gate for each count of the decade counter:

<table>
<thead>
<tr>
<th>BINARY COUNT</th>
<th>NAND GATE INPUTS</th>
<th>NAND GATE OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0001</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0010</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0011</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0100</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0101</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0110</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0111</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1000</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1001</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1010</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Changing the inputs to the NAND gate can cause the maximum count to be changed. For instance, if FF4 and FF3 were wired to the NAND gate, the counter would count to $1100_2$ ($12_{10}$), and then reset.

**Q43. How many stages are required for a decade counter?**

**Q44. In figure 3-25, which two FFs must be HIGH to reset the counter?**

**Ring Counter**

A ring counter is defined as a loop of bistable devices (flip-flops) interconnected in such a manner that only one of the devices may be in a specified state at one time. If the specified condition is HIGH,
then only one device may be HIGH at one time. As the clock, or input, signal is received, the specified state will shift to the next device at a rate of 1 shift per clock, or input, pulse.

Figure 3-26, view A, shows a typical four-stage ring counter. This particular counter is composed of R-S FFs. J-K FFs may be used as well. Notice that the output of each AND gate is input to the R, or reset side, of the nearest FF and to the S, or set side, of the next FF. The Q output of each FF is applied to the B input of the AND gate that is connected to its own R input.

![Ring counter diagram](image)

The circuit input may be normal CLK pulses or pulses from elsewhere in the equipment that would indicate some operation has been completed.

Now, let’s look at the circuit operation and observe the signal flow as shown in figure 3-26, view B.

For an initial condition, let’s assume that the output of FF1 is HIGH and that the input and FF2, FF3, and FF4 are LOW. Under these conditions, lamp A will be lit; and lamps B, C, and D will be extinguished. The HIGH from FF1 is also applied to the B input of AND gate 1.

The first input pulse is applied to the A input of each of the AND gates. The B inputs to AND gates 2, 3, and 4 are LOW since the outputs of FF2, FF3, and FF4 are LOW. AND gate 1 now has HIGHs on both inputs and produces a HIGH output. This HIGH simultaneously resets FF1 and sets FF2. Lamp A then goes out, and lamp B goes on. We now have a HIGH on AND gate 2 at the B input. We also have a LOW on AND gate 1 at input B.
Input pulse 2 will produce a HIGH output from AND gate 2 since AND gate 2 is the only one with HIGHs on both inputs. The HIGH from AND gate 2 causes FF2 to reset and FF3 to set. Indicator B goes out and C goes on.

Pulse 3 will cause AND gate 3 to go HIGH. This results in FF3 being reset and FF4 being set. Pulse 4 causes FF4 to reset and FF1 to set, bringing the counter full circle to the initial conditions. As long as the counter is operational, it will continue to light the lamps in sequence — 1, 2, 3, 4; 1, 2, 3, 4, etc.

As we stated at the beginning of this section, only one FF may be in the specified condition at one time. The specified condition shifts one position with each input pulse.

Q45. In figure 3-26, view A, which AND gate causes FF3 to set?

Q46. Which AND gate causes FF3 to reset?

Q47. What causes the specified condition to shift position?

Q48. If the specified state is OFF, how many FFs may be off at one time?

**Down Counters**

Up to this point the counters that you have learned about have been up counters (with the exception of the ring counter). An up counter starts at 0 and counts to a given number. This section will discuss DOWN counters, which start at a given number and count down to 0.

Up counters are sometimes called INCREMENT counters. Increment means to increase. Down counters are called DECREMENT counters. Decrement means to decrease.

A three-stage, ripple down counter is shown in figure 3-27, view A. Notice that the PS (preset) input of the J-K FFs is used in this circuit. HIGHs are applied to all the J and K inputs. This enables the FFs to toggle on the input pulses.
A negative-going pulse is applied to all PS terminals to start the countdown. This causes all the FFs to set and also lights indicators A, B, and C. The beginning count is $111_2 (7_{10})$. At the same time, LOWs are applied to the CLK inputs of FF2 and FF3, but they do not toggle because the PS overrides any change. All actions in the counter will take place on the negative-going portion of the input pulse. Let’s go through the pulse sequences in figure 3-27, view B.

CP1 causes FF1 to toggle and output Q to go LOW. Lamp A is turned off. Notice that $\overline{Q}$ goes HIGH but no change occurs in FF2 or FF3. Lamps B and C are now on, A is off, and the indicated count is $110_2 (6_{10})$.

CP2 toggles FF1 again and lights lamp A. When Q goes HIGH, $\overline{Q}$ goes LOW. This negative-going signal causes FF2 to toggle and reset. Lamp B is turned off, and a HIGH is felt at the CLK input of FF3. The indicated count is $101_2 (5_{10})$; lamps A and C are on, and B is off.

At CP3, FF1 toggles and resets. Lamp A is turned off. A positive-going signal is applied to the CLK input of FF2. Lamp B remains off and C remains on. The count at this point is $100_2 (4_{10})$.

CP4 toggles FF1 and causes it to set, lighting lamp A. Now FF1, output $\overline{Q}$, goes LOW causing FF2 to toggle. This causes FF2 to set and lights lamp B. Output of FF2, Q, then goes LOW, which causes FF3 to reset and turn off lamp C. The indicated count is now $011_2 (3_{10})$.

The next pulse, CP5, turns off lamp A but leaves B on. The count is now $010_2$. CP6 turns on lamp A and turns off lamp B, for a count of $001_2$. CP7 turns off lamp A. Now all the lamps are off, and the counter indicates $000$. 

---

Figure 3-27. —Down counter: A. Logic diagram; B. Timing diagram.
On the negative-going signal of CP8, all FFs are set, and all the lamps are lighted. The CLK pulse toggles FF1, making output $Q$ go HIGH. As output $\overline{Q}$ goes LOW, the negative-going signal causes FF2 to toggle. As FF2, output $Q$, goes HIGH, output $\overline{Q}$ goes LOW, causing FF3 to toggle and set. As each FF sets, its indicator lamp lights. The counter is now ready to again start counting down from $111_2$ with the next CLK pulse.

**Q49. How many FFs are required to count down from $15_{10}$?**

**Q50. What signal causes FF2 to toggle?**

---

**REGISTERS**

A register is a temporary storage device. Registers are used to store data, memory addresses, and operation codes. Registers are normally referred to by the number of stages they contain or by the number of bits they will store. For instance, an eight-stage register would be called an 8-bit register. The contents of the register is also called a WORD. The contents of an 8-bit register is an 8-bit word. The contents of a 4-bit register is a 4-bit word and so forth.

Registers are also used in the transfer of data to and from input and output devices such as teletypes, printers, and cathode-ray tubes.

Most registers are constructed of FFs and associated circuitry. They permit us to load or store data and to transfer the data at the proper time.

**PARALLEL REGISTERS**

Parallel registers are designed to receive or transfer all bits of data or information simultaneously.

A 4-bit parallel register is shown in figure 3-28. The data inputs are A, B, C, and D. The FFs store the data until it is needed. AND gates 5, 6, 7, and 8 are the transfer gates.

![Four-bit parallel register](image)

*Figure 3-28. —Four-bit parallel register.*
Before we go through the operation of the register, let’s set some initial conditions. Assume that inputs A, B, and D are HIGH and that FF2 and FF4 are set from a previous operation. The READ IN, READ OUT, and RESET inputs are all LOW.

To begin the operation, we apply a reset pulse to the RESET input of all the FFs, clearing the Q outputs to LOWs. This step ensures against any erroneous data transfer that would occur because of the states of FF2 and FF4.

Inputs A, B, C, and D are input to gates 1, 2, 3, and 4, respectively. When the READ IN input goes HIGH, AND gates 1, 2, and 4 go HIGH, causing FF1, FF2, and FF4 to set. The output of AND gate 3 does not change since the C input is LOW. The 4-bit word, 1101, is now stored in the register. The outputs of FFs 1, 2, 3, and 4 are applied to AND gates 5, 6, 7, and 8, respectively.

When the data is required for some other operation, a positive-going pulse is applied to the READ OUT inputs of the AND gates. This HIGH, along with the HIGHs from the FFs, causes the outputs of AND gates 5, 6, and 8 to go HIGH. Since the Q output of FF3 is LOW, the output of gate 7 will be LOW. The 4-bit word, 1101, is transferred to where it is needed.

Q51. How many stages are required to store a 16-bit word?

Q52. Simultaneous transfer of data may be accomplished with what type of register?

Q53. How are erroneous transfers of data prevented?

SHIFT REGISTERS

A shift register is a register in which the contents may be shifted one or more places to the left or right. This type of register is capable of performing a variety of functions. It may be used for serial-to-parallel conversion and for scaling binary numbers.

Before we get into the operation of the shift register, let’s discuss serial-to-parallel conversion, parallel-to-serial conversion, and scaling.

Serial and Parallel Transfers and Conversion

Serial and parallel are terms used to describe the method in which data or information is moved from one place to another. SERIAL TRANSFER means that the data is moved along a single line one bit at a time. A control pulse is required to move each bit. PARALLEL TRANSFER means that each bit of data is moved on its own line and that all bits transfer simultaneously as they did in the parallel register. A single control pulse is required to move all bits.

Figure 3-29 shows how both of these transfers occur. In each case, the four-bit word 1101 is being transferred to a storage device. In view A, the data moves along a single line. Each bit of the data will be stored by an individual control pulse. In view B, each bit has a separate input line. One control pulse will cause the entire word to be stored.
Figure 3-29. —Data transfer methods: A. Serial transfer; B. Parallel transfer.

Serial-to-parallel conversion or parallel-to-serial conversion describes the manner in which data is stored in a storage device and the manner in which that data is removed from the storage device.

Serial-to-parallel conversion means that data is transferred into the storage device or register in serial fashion and removed in parallel fashion, as in figure 3-30, view A. Parallel-to-serial conversion means the data is transferred into the storage device in parallel and removed as serial data, as shown in view B.

Figure 3-30. —Data conversion methods: A. Serial-to-parallel; B. Parallel-to-serial.

Serial transfer takes time. The longer the word length, the longer the transfer will take. Although parallel transfer is much faster, it requires more circuitry to transfer the data.
Scaling

SCALING means to change the magnitude of a number. Shifting binary numbers to the left increases their value, and shifting to the right decreases their value. The increase or decrease in value is based on powers of 2.

A shift of one place to the left increases the value by a power of 2, which in effect is multiplying the number by 2. To demonstrate this, let’s assume that the following block diagram is a 5-bit shift register containing the binary number 01100.

\[
\begin{array}{ccccc}
0 & 1 & 1 & 0 & 0 \\
\end{array}
\]

Shifting the entire number one place to the left will put the register in the following condition:

\[
\begin{array}{ccccc}
1 & 1 & 0 & 0 & 0 \\
\end{array}
\]

The binary number 01100 has a decimal equivalent of 12. If we convert 11000₂ to decimal, we find it has a value of 24₁₀. By shifting the number one place to the left, we have multiplied it by 2. A shift of two places to the left would be the equivalent of multiplying the number by 2², or 4; three places by 2³, or 8; and so forth.

Shifting a binary number to the right decreases the value of the number by a power of 2 for each place. Let’s look at the same 5-bit register containing 01100₂ and shift the number to the right.

\[
\begin{array}{ccccc}
0 & 1 & 1 & 0 & 0 \\
\end{array}
\]

A shift of one place to the right will result in the register being in the following condition:

\[
\begin{array}{ccccc}
0 & 0 & 1 & 1 & 0 \\
\end{array}
\]

By comparing decimal equivalents you can see that we have decreased the value from 12₁₀ to 6₁₀. We have effectively divided the number by 2. A shift of two places to the right is the equivalent of dividing the number by 2², or 4; three places by 2³, or 8; and so forth.
Shift Register Operations

Figure 3-31 shows a typical 4-bit shift register. This particular register is capable of left shifts only. There are provisions for serial and parallel input and serial and parallel output. Additional circuitry would be required to make right shifts possible.

![Shift Register Diagram]

Before any operation takes place, a CLEAR pulse is applied to the RESET terminal of each FF to ensure that the Q output is LOW.

The simplest modes of operation for this register are the parallel inputs and outputs. Parallel data is applied to the SET inputs of the FFs and results in either a 1 or 0 output, depending on the input. The outputs of the FFs may be sampled for parallel output. In this mode, the register functions just like the parallel register covered earlier in this section.

Parallel-to-Serial Conversion

Now let’s look at parallel-to-serial conversion. We will use the 4-bit shift register in figure 3-31 and the timing sequence in figure 3-32 to aid you in understanding the operations.
Figure 3-32. —Parallel-to-serial conversion timing diagram.

At CP1, a CLEAR pulse is applied to all the FFs, resetting the register to a count of 0. The number 0101\textsubscript{2} is applied to the parallel inputs at CP2, causing FF1 and FF3 to set. At this point, the J inputs of FF2 and FF4 are HIGH. AND gate 2 has a LOW output since the FF4 output is LOW. This LOW output represents the first digit of the number 0101\textsubscript{2} to be output in serial form. At the same time we have HIGHs on the K inputs of FF1 and FF3. (Notice the NOT symbol on FF1 at input K. With no serial input to AND gate 1, the output is LOW; therefore, the K input to FF1 is held HIGH). With these conditions CP3 causes FF1 and FF3 to reset and FF2 and FF4 to set. The HIGH output of FF4, along with CP3, causes AND gate 2 to output a HIGH. This represents the second digit of the number 0101\textsubscript{2}.

At CP4, FF2 and FF4 reset, and FF3 sets. FF1 remains reset because of the HIGH at the K input. The output of AND gate 2 goes LOW because the output of FF4 is LOW and the third digit of the number is output on the serial line. CP5 causes FF4 to set and FF3 to reset. CP5 and the HIGH from FF4 cause AND gate 2 to output the last digit of the number on the serial line. It took a total of four CLK pulses to input the number in parallel and output it in serial.

CP6 causes FF4 to reset and effectively clears the register for the next parallel input.

Between CP7 and CP10, the number 1110\textsubscript{2} is input as parallel data and output as serial data.

Serial-to-Parallel Conversion

Serial input is accomplished much in the same manner as serial output. Instead of shifting the data out one bit at a time, we shift the data in one bit at a time.

To understand this conversion, you should again use figure 3-31 and also the timing diagram shown in figure 3-33. In this example we will convert the number 1011\textsubscript{2} from serial data to parallel data.
A CLEAR pulse resets all the FFs at CP1. At CP2, the most significant bit of the data is input to AND gate 1. This HIGH along with the clock pulse causes AND gate 1 to output a HIGH. The HIGH from the AND gate and the clock pulse applied to FF1 cause the FF to set. FFs 2, 3, and 4 are held reset. At this point, the MSD of the data has been shifted into the register.

The next bit of data is a 0. The output of AND gate 1 is LOW. Because of the inverter on the K input of FF1, the FF senses a HIGH at that input and resets. At the same time this is occurring, the HIGH on the J input of FF2 (from FF1) and the CLK cause FF2 to set. The two MSDs, 1 and 0, are now in the register.

CP4 causes FF3 to set and FF2 to reset. FF1 is set by the CLK pulse and the third bit of the number. The register now contains 0101₂, as a result of shifting the first three bits of data.

The remaining bit is shifted into the register by CP5. FF1 remains set, FF2 sets, FF3 resets, and FF4 sets. At this point, the serial transfer is complete. The binary word can be sampled on the parallel output lines. Once the parallel data is transferred, a CLEAR pulse resets the FFs (CP6), and the register is ready to input the next word.

**Scaling Operation**

Using the shift register shown in figure 3-31 for scaling a number is quite simple. The number to be scaled is loaded into the register either in serial or parallel form. Once the data is in the register, the scaling takes place in the same manner as that for shifting the data for serial output. A single clock pulse will cause each bit of data to shift one place to the left. Remember that each shift is the equivalent of increasing the value by a power of 2. The scaled data is read from the parallel outputs. Care must be taken not to over shift the data to the point that the MSDs are shifted out of the register.

**Q54.** Serial-to-parallel and parallel-to-serial conversions are accomplished by what type of circuit?

**Q55.** What type of data transfer requires the most time?

**Q56.** What is the main disadvantage of parallel transfer?

**Q57.** How many FFs would be required for an 8-bit shift register?
Q58. How many clock pulses are required to output a 4-bit number in serial form?

Q59. Two shifts to the left are equal to increasing the magnitude of a number by how much?

Q60. To increase the magnitude of a number by $2^{3}$, you must shift the number how many times and in what direction?

LOGIC FAMILIES

Logic families are groups of logic circuits that are based on particular types of elements (resistors, transistors, and so forth). Families are identified by the manner in which the elements are connected, and, in some cases, by the types of elements used.

Logic circuits of a particular family can be interconnected without having to use additional circuitry. In other words, the output of one logic circuit can be used as the input to another logic circuit. This feature is known as compatibility. All circuits within a logic family will be compatible with the other circuits within that family.

As a technician, your responsibility will be to identify defective parts and repair or replace them as required. It will be beneficial for you to have a basic knowledge of the types of logic that are used in digital equipment.

Logic circuits are usually manufactured as integrated circuits and packaged in dual-inline packages (DIP), modified transistor outlines (TO), or flat packs. These packaging techniques are described in NEETS, Module 7, Introduction to Solid-State Devices and Power Supplies.

Circuitry in a package is normally shown using standard logic symbols instead of individual components such as transistors, diodes, and so forth. Figure 3-34 shows four examples of this type of packaging. The numbered blocks (1-14 and 1-16) are the pins on the package. Circuit packages are also identified by a manufacturer’s part number. Similar circuits produced by different manufacturers will not carry the same identification numbers in all cases.
As mentioned before, logic families are identified by the elements used and the manner in which the elements are used. A brief description of some of the more common logic families follows.

**RTL (RESISTOR-TRANSISTOR LOGIC)**

In this type of logic, inputs are applied to resistors, and the output is produced by a transistor. RTL is normally constructed from discrete components (individual resistors and transistors). Some circuits are manufactured as integrated circuits and packaged in modified transistor outline (TO) packages, as shown in figure 3-35. An in-depth coverage of circuit packaging can be found in NEETS, Module 14, *Introduction to Microelectronics*. 

---

Figure 3-34. —Logic packages.
DTL (DIODE TRANSISTOR LOGIC)

Input signals are applied to diodes in this logic family. The diodes either conduct or cut off and produce the desired output from the transistor. DTL is normally found in dual-inline packages (DIP) as well as older discrete component logic.

TTL (TRANSISTOR-TRANSISTOR LOGIC)

In TTL, transistors with multiple emitters are used for the logic inputs. Additional transistors are used to produce the desired output. TTL is normally packed in DIPs and is quite common in military equipment.

CMOS (COMPLEMENTARY METAL OXIDE SEMICONDUCTORS)

The CMOS logic circuits use metal oxide semiconductors similar to field-effect transistors (FETs).

LOGIC FAMILY USE

The logic family used in a piece of equipment is determined by the design engineers. The type of logic used will be based on the requirements of the equipment and on what family best fulfills the requirements.

The use of integrated circuits enables designers to produce equipment that is very small and highly efficient when compared to other methods of construction. The block diagram shown in figure 3-36, view A, represents an 8-bit, serial-input and parallel-output shift register. This circuit is contained in a standard 14-pin DIP measuring about 0.75 inch long and 0.25 inch wide. View B shows this circuit package.
Q61. What are RTL, DTL, and TTL examples of?

Q62. What type of logic family uses diodes in the input?

Q63. What is the most common type of integrated circuit packaging found in military equipment?

Q64. Circuits that can be interconnected without additional circuitry are known as ___________ circuits.

SUMMARY

Now that you have completed this chapter, you should have a basic understanding of the more common special logic circuits. The following is a summary of the emphasized terms and points found in the "Special Logic Circuits" chapter.

SPECIAL LOGIC CIRCUITS perform arithmetic and logic operations; input, output, store and transfer information; and provide proper timing for these operations.

EXCLUSIVE OR (X-OR) circuits produce a 1 output when ONLY one input is HIGH. Can be used as a quarter adder.
EXCLUSIVE NOR (X-NOR) circuits produce a 1 output when all inputs are 0 and when more than 1 input is 1.

QUARTER ADDER circuits produce the sum of two numbers but do not generate a carry.

HALF ADDER circuits produce the sum of two numbers and generate a carry.

FULL ADDER circuits add a carry to obtain the correct sum.

PARALLEL ADDER circuits use full adders connected in parallel to accommodate the addition of multiple-digit numbers.

STANDARD SYMBOLS depict logic circuitry with blocks, showing only inputs and outputs. One block may contain many types of gates and circuits.

SUBTRACTION in binary is accomplished by complementing and adding.

FLIP-FLOP are bistable multivibrators used for storage, timing, arithmetic operations, and transfer of information.

R-S FFs have the Q output of the FF HIGH in the set mode and LOW in the reset mode.
T (TOGGLE) FFs change state with each pulse applied to the input. Each T FF will divide the input by 2.

D FF is used to store data at a predetermined time.

J-K FF is the most versatile FF. J-Ks can perform the same functions as all the other FFs.

CLOCKS are circuits that generate the timing and control signals for other operations.

COUNTERS are used to count operations, quantities, or periods of time. They can be used to divide frequencies, to address information in storage, or as temporary storage.

MODULUS of a counter is the total number of counts or stable states a counter may indicate.

UP COUNTERS count from 0 to a predetermined number.

DOWN COUNTERS count from a predetermined number to 0.

RING COUNTERS are loop counters that may be used for timing operations.

REGISTERS are used as temporary storage devices as well as for transfer of information.

PARALLEL REGISTERS receive or transfer all bits of data simultaneously.

SHIFT REGISTERS are used to perform serial-to-parallel and parallel-to-serial conversion and for scaling binary numbers.
**SERIAL TRANSFER** causes all bits of data to be transferred on a single line.

**PARALLEL TRANSFER** has each data bit on its own line.

**SCALING** of binary numbers means to increase or decrease the magnitude of a number by a power of 2.

**LOGIC FAMILIES** are composed of logic circuits based on particular types of elements.

**ANSWERS TO QUESTIONS Q1. THROUGH Q64.**

A1. \( \emptyset \).

A2. Low (0).

A3. *One or the other of the inputs must be HIGH, but not both at the same time.*

A4. *Exclusive NOR (X-NOR).*

A5. *HIGH.*


A7. *Quarter adder.*

A8. *Sum equals 0 with a carry of 1.*

A9. *Full adder.*

A10. *Four.*

A11. *\( S_1 = 1, S_2 = 0 \) and \( C_2 = 1 \).*

A12. *\( C_1 = 0 \).*

A13. *X-OR gates.*

A14. *Four.*

A15. *MSD of the sum.*

A16. *Add 1 portion.*

A17. *Subtrahend.*

A18. *Storing information.*


A20. *1 and 0, or opposite states.*

A21. *By cross-coupling NAND or OR gates.*

A22. *One.*
A23. *To divide the input by 2.*
A24. *Clock and data.*
A25. *Up to one clock pulse.*
A26. *A positive-going clock pulse.*
A27. *J-K flip-flop.*
A28. *Set, or HIGH (1).*
A29. *When the clock pulse goes LOW.*
A30. *Both J and K must be HIGH.*
A31. *Clear (CLR) and preset (PS or PR).*
A32. *The flip-flop is jammed.*
A33. *A timing signal.*
A34. *An astable or free-running multivibrator.*
A35. *Triggers.*
A36. *A multiphase clock.*
A37. *32.*
A38. *Ripple.*
A40. *Synchronous.*
A41. *The AND gate.*
A42. *1111_2, or 15_{10}.*
A43. *Four.*
A44. *FFs 2 and 4.*
A45. *Two.*
A46. *Three.*
A47. *The input, or clock pulse.*
A48. *One.*
A49. *Four.*
A50. *\overline{Q} output of FF 1 going LOW.*
A51. 16.
A52. Parallel.
A53. By clearing the register.
A54. Shift register.
A55. Serial.
A56. Requires more circuitry.
A57. Eight.
A58. Four.
A59. $2^2$, or four times.
A60. Three to the left.
A61. Logic families.
A62. DTL (diode transistor logic).
A63. DIPs (dual inline packages).
A64. Compatible.
APPENDIX I

GLOSSARY

**ADDEND** — A number to be added to an augend.

**ADDITION** — A form of counting where one quantity is added to another.

**AND GATE** — A logic circuit in which all inputs must be HIGH to produce a HIGH output.

**ASSOCIATIVE LAW** — A simple equality statement \( A(BC) = ABC \) or \( A+(B+C) = A+B+C \).

**AUGEND** — A number to which another number is to be added.

**BASE** — The number of symbols used in the particular number system.

**BCD (BINARY CODED DECIMAL)** — A method of using binary digits to represent the decimal digits 0 through 9.

**BINARY SYSTEM** — The base 2 number system using 0 and 1 as the symbols.

**BOOLEAN ALGEBRA** — A mathematical concept based on the assumption that most quantities have two possible conditions — TRUE and FALSE.

**BOOLEAN EXPRESSION** — A description of the input or output conditions of a logic gate.

**BORROW** — To transfer a digit (equal to the base of the number system) from the next higher order column for the purpose of subtraction.

**CARRY** — A carry is produced when the sum of two or more numbers in a vertical column equals or exceeds the base of the number system in use.

**CLOCK** — A circuit that generates timing control signals in a computer or other type of digital equipment.

**COMMUTATIVE LAW** — The order in which terms are written does not affect their value; \( AB = BA, A+B = B+A \).

**COMPATIBILITY** — The feature of logic families that allows interconnection of circuits without the need for additional circuitry.

**COMPLEMENT** — Something used to complete something else.

**COMPLEMENTARY LAW** — A term ANDed with its complement is 0, and a term ORed with its complement is 1; \( A \overline{A} = 0, A + \overline{A} = 1 \).

**CONVERSION** — To change a number in one base to its equivalent in another base.

**COUNTER** — A device that counts.

**D FLIP-FLOP** — Stores the data bit (D) in conjunction with the clock input.

**DECADE COUNTER** — Counter from 0 to 10\(_{10}\) in base 2, then resets.

**DECIMAL POINT** — The radix point for the decimal system.
DECIMAL SYSTEM — A number system with a base or radix of 10.

DEMORGAN’S THEOREM — This theorem has two parts: the first states that $\overline{AB} = \overline{A} + \overline{B}$; the second states that $\overline{A + B} = \overline{A} \overline{B}$.

DIFFERENCE — That which is left after subtraction.

DISTRIBUTIVE LAW — (1) a term (A) ANDed with a parenthetical expression (B+C) equals term ANDed with each term within the parenthesis: $A(B+C) = AB + AC$; (2) a term (A) ORed with a parenthetical expression (BC) equals term ORed with each term within the parenthesis: $A+(BC) = (A+B)(A+C)$.

DIVIDEND — A number to be divided.

DIVISOR — A number by which a dividend is divided.

DOUBLE NEGATIVE LAW — A term that is inverted twice is equal to the term; $\overline{\overline{A}} = A$.

DOWN COUNTER — A circuit that counts from a predetermined number down to 0.

EXCLUSIVE-NOR (X-NOR) — A logic circuit that produces a HIGH output when all inputs are LOW or all inputs are HIGH.

EXCLUSIVE-OR (X-OR) GATE — A logic circuit that produces a HIGH output when one and only one input is HIGH.

EXPONENT — A number above and to the right of a base indicating the number of time the base is multiplied by itself; $2^4 = 2 \times 2 \times 2 \times 2$.

FLIP-FLOP — A bistable multivibrator.

FRACTIONAL NUMBER — A symbol to the right of the radix point that represents a portion of a complete object.

HEXADECIMAL (HEX) SYSTEM — The base 16 number system using 0 through 9 and A, B, C, D, E, and F as symbols.

IDEMPOTENT LAW — States that a term ANDed with itself or ORed with itself is equal to the term; $AA = A$, $A+A = A$.

INVERTER — A logic gate that outputs the complement of its input.

J-K FLIP-FLOP — Can perform the functions of the RS, T, and D flip-flops.

LAW OF ABSORPTION — This law is the result of the application of several other laws. It states that $A(A+B) = A$ or $A+(AB) = A$.

LAW OF COMMON IDENTITIES — The two statements $A(\overline{A} + B) = AB$ and $A+\overline{A}B = A+B$ are based on the complementary law.

LAW OF IDENTITY — States that a term TRUE in one part of an expression will be TRUE in all parts of the expression; $A = A$, $\overline{\overline{A}} = A$.

LAW OF INTERSECTION — A term ANDed with 1 equals that term, and a term ANDed with 0 equals 0; $A \cdot 1 = A$, $A \cdot 0 = 0$. 

AI-2
LAW OF UNION — A term ORed with 1 equals 1; a term ORed with 0 equals that term; A+1 = 1, A + 0 = 0.

LEAST SIGNIFICANT (LSD) — The digit which has the least effect on the value of a number.

LOGIC — The science of reasoning; the development of a reasonable or logical conclusion based on known information.

LOGIC FAMILY — A group of logic circuits based on specific types of circuit elements (DTL, TTL, CMOS, and so forth).

LOGIC GATES — Decision-making circuits in computers and other types of equipment.

LOGIC POLARITY — The polarity of a voltage used to represent the logic 1 state.

LOGIC SYMBOL — Standard symbol used to indicate a particular logic function.

MINUEND — The number from which another number is subtracted.

MIXED NUMBER — Represents one or more complete units and a portion of a single unit.

MODULUS — The number of different values that a counter can contain or display.

MOST SIGNIFICANT DIGIT (MSD) — The digit which if changed will have the greatest effect on the value of a number.

NAND GATE — An AND gate with an inverted output. The output is LOW when all inputs are HIGH, and HIGH when any or all inputs are LOW.

NEGATIVE LOGIC — The voltage representing logic state 1 is more negative than the voltage representing a logic state 0.

NEGATOR — See inverter.

NOR GATE — An OR gate with an inverted output. The output is LOW when any or all inputs are HIGH, and HIGH when all inputs are LOW.

NOT CIRCUIT — See inverter.

NUMBER — A symbol used to represent a unit or a quantity.

OCTAL SYSTEM — The base 8 number system using 0 through 7 as the symbols.

OR GATE — A logic circuit which produces a HIGH output when one or more inputs is/are HIGH.

PARALLEL DATA — Each bit of data has a separate line and all bits are moved simultaneously.

PARALLEL REGISTER — A register that receives, stores, and transfers data in a parallel mode.

POSITIONAL NOTATION — A method where the value of the number is defined by the symbol and the symbol's position.

POSITIVE LOGIC — The voltage representing logic state 1 is more positive than the voltage representing a logic state 0.

POWER OF A NUMBER — The number of times a base is multiplied by itself. The power of a base is indicated by the exponent; that is, \(10^3 = 10 \times 10 \times 10\).
QUOTIENT — The result in division.

RADIX POINT — The symbol that separates whole numbers and fractional numbers.

RADIX — The total number of symbols used in a particular number system.

REGISTER — A circuit of flip-flops designed to receive, store, and transfer data.

REMAINDER — The final undivided part that is less than the divisor.

RING COUNTER — A loop in which only one flip-flop will be set at any given time; used in timing.

RIPPLE (ASYNCHRONOUS) COUNTER — A circuit that counts from 0 to a specified value. Subject to error at high frequency.

R’s (RADIX) COMPLEMENT — The difference between a given number and the next higher power of the number system (1000₈ minus 254₈ equals 524₈).

R’s-1 (RADIX-1) COMPLEMENT — The difference between a given number and the highest value symbol in the number system (777₈ minus 254₈ equals 524₈).

R-S FLIP-FLOP — A flip-flop with two inputs — S (set) and R (reset). The Q output is HIGH in the set mode and LOW in the reset mode.

SERIAL DATA — All data bits are transferred one bit at a time along a single conductor.

SHIFT REGISTER — A register capable of serial-to-parallel and parallel-to-serial conversion and scaling.

SHIFTING — Moving the contents of a register right or left to scale the number or to input or output serial data.

SUBSCRIPT — A number written below and to the right of a value indicating the base or radix of the number system in use (35₈).

SUBTRACTION — Taking away one number from another.

SUBTRAHEND — The quantity to be subtracted from the minuend.

SUM — The result in addition.

SYNCHRONOUS COUNTER — Performs the same function as a ripple counter but error free at high frequency.

T FLIP-FLOP — A single input flip-flop that changes state with each positive pulse or each negative pulse. Divides input frequency by two.

TRUTH TABLE — A chart showing all possible input combinations and the resultant outputs.

UNIT — A single object.

UP/DOWN COUNTER — A counter circuit that can count up or down on command.

VINCULUM — A bar over a logic statement indicating the FALSE condition of the statement.

WHOLE NUMBER — A symbol that represents one or more complete objects.

ZERO — A symbol that indicates no numerical value for a position in positional notation.
Logic Symbols (Cont’d)

R-S FLIP-FLOP

D FLIP-FLOP

T FLIP-FLOP

J-K FLIP-FLOP
INDEX-1

MODULE 13 INDEX

A
Adders, 3-5
Addition, 1-6, 1-7
  binary numbers, 1-8
  hex numbers, 1-29 to 1-38
  octal numbers, 1-24 to 1-31
AND gate, 2-6
AND/NAND gate variations, 2-18

B
Background and history, number systems, 1-2, 1-3
Base (radix), 1-3, 1-9, 1-24, 1-30
Binary coded decimal, 1-56
  BCD addition, 1-57
  BCD conversion, 1-57
Binary conversion, 1-46
  binary to decimal, 1-51
  binary to hex, 1-47
  binary to octal, 1-46
Binary number systems, 1-8
Boolean algebra, 2-28
Borrow and carry principles, 1-6

C
Carry and borrow principles, 1-6
Clocks and counters, 3-22
CMOS (complementary metal oxide semiconductors), 3-41
Complementary subtraction, 1-18, 3-11
Computer logic, 2-1
Conversion of bases, 1-37
Conversion to decimal, 1-51
  binary to decimal, 1-51
  hex to decimal, 1-55
  octal to decimal, 1-53

D
D flip-flop, 3-7
Decade counter, 3-27

Decimal conversion, 1-37
  decimal to binary, 1-37
  decimal to hex, 1-44
  decimal to octal, 1-41
Decimal number system, 1-2
Down counters, 3-30
DTL (diode transistor logic), 3-41

E
Exclusive NOR gate, 3-4
Exclusive OR gate, 3-3

F
Flip-flops, 3-12
Full adder, 3-7
Fundamental logic circuits, 2-1
  AND gate, 2-6
  Boolean algebra, 2-28
  computer logic, 2-1
  introduction, 2-1
  inverter (NOT gate), 2-12
  logic gates in combination, 2-23
  NAND gate, 2-14
  NOR gate, 2-16
  OR gate, 2-10
  summary, 2-32
  variations of fundamental gates, 2-18

G
General logic, 2-1
Glossary, AI-1 to AI-4

H
Half-adder, 3-6
Hex conversion, 1-50
  hex to binary, 1-51
  hex to decimal, 1-55
  hex to octal, 1-51
Hexadecimal (hex) number system, 1-29

I
Inverter (NOT gate), 2-12

J
J-K flip-flop, 3-18

L
Laws and theorems, 2-30
Learning objectives, 1-1, 2-1, 3-1
Logic conditions, 2-2
Logic families, 3-39
Logic families use, 3-40
Logic gates in combination, 2-23
Logic inputs and outputs, 2-4
Logic levels, 2-2
Logic states, 2-2
Logic symbol, 2-6, 2-11, 2-14, 2-16
  AND gate, 2-6
  NAND gate, 2-14
  NOR gate, 2-16
  OR gate, 2-10
Logic symbols, AII-1 to AII-2

M
Modern use, number systems, 1-2
Most significant digit (MSD) and least significant digit (LSD), 1-5, 1-11, 1-24, 1-31

N
NAND gate, 2-14
Negative and positive logic, 2-3
NOR gate, 2-16
Number systems, 1-2
  conversion of bases, 1-37
  introduction, 1-1
  summary, 1-59
  types of number systems, 1-2

O
Octal conversion, 1-49
  octal to binary, 1-49
  octal to decimal, 1-53
  octal to hex, 1-50
Octal numbers, 1-22
Operations, 2-6, 2-10, 2-15, 2-17
  AND gate, 2-6
  NAND gate, 2-14
  NOR gate, 2-16
  OR gate, 2-10
OR gate, 2-10
OR/NOR gate variations, 2-20

P
Parallel adders, 3-8
Parallel registers, 3-32
Parallel-to-serial conversion, 3-36
Positional notation, 1-9, 1-23, 1-30
Positional notation and zero, 1-3
Positive and negative logic, 2-3

Q
Quarter adder, 3-5

R
Radix (base), 1-3, 1-9, 1-23, 1-30
Registers, 3-32
Ring counter, 3-28
Ripple counters, 3-24
R-S flip-flop, 3-13
RTL (resistor-transistor logic), 3-40

S
Scaling, 3-35
Scaling operation, 3-38
Serial and parallel transfers and conversion, 3-33
Serial-to-parallel conversion, 3-37
Shift register operations, 3-36
Shift registers, 3-33
Special logic circuits, 3-1
  adders, 3-5
  clocks and counters, 3-22
  exclusive NOR gate, 3-4
  exclusive OR gate, 3-3
  flip-flops, 3-12
  introduction, 3-1
  logic families, 3-39
  registers, 3-32
  summary, 3-42
Subtraction, 3-11
  binary numbers, 1-16
  hex numbers, 1-34
  octal numbers, 1-27
Synchronous counter, 3-26

T

  Toggle flip-flop, 3-16

Truth Table, 2-7, 2-11, 2-16, 2-17
  AND gate, 2-6
  NAND gate, 2-14
  NOR gate, 2-16
  OR gate, 2-10
TTL (transistor-transistor logic), 3-41
Types of number systems, 1-2

U

  Unit and number, 1-3, 1-9, 1-23, 1-30

V

  Variations of fundamental gates, 2-18

Z

  Zero and positional notation, 1-3
Assignment Questions

Information: The text pages that you are to study are provided at the beginning of the assignment questions.
### ASSIGNMENT 1

Textbook Assignment: "Number Systems," chapter 1, pages 1-1 through 1-69.

<table>
<thead>
<tr>
<th>1-1.</th>
<th>Modern number systems are built around which of the following components?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Unit, number, and radix</td>
</tr>
<tr>
<td>2.</td>
<td>Number, base, and radix</td>
</tr>
<tr>
<td>3.</td>
<td>Position, power, and unit</td>
</tr>
<tr>
<td>4.</td>
<td>Digit, power, and position</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-6.</th>
<th>What is the base of a number system using all the letters of the alphabet — A=0, B=1, C=2, and so forth?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>29</td>
</tr>
<tr>
<td>2.</td>
<td>25</td>
</tr>
<tr>
<td>3.</td>
<td>28</td>
</tr>
<tr>
<td>4.</td>
<td>26</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-2.</th>
<th>What term describes a single object in a modern number system?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Unit</td>
</tr>
<tr>
<td>2.</td>
<td>Base</td>
</tr>
<tr>
<td>3.</td>
<td>Digit</td>
</tr>
<tr>
<td>4.</td>
<td>Number</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-7.</th>
<th>A number system uses the symbols 0 through 4. What is its base?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>6</td>
</tr>
<tr>
<td>2.</td>
<td>5</td>
</tr>
<tr>
<td>3.</td>
<td>3</td>
</tr>
<tr>
<td>4.</td>
<td>4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-3.</th>
<th>What is a number?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>A quantity of objects</td>
</tr>
<tr>
<td>2.</td>
<td>A counting system based on symbols</td>
</tr>
<tr>
<td>3.</td>
<td>The decimal system</td>
</tr>
<tr>
<td>4.</td>
<td>A symbol representing a unit or a quantity</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-8.</th>
<th>Using positional notation, what two factors determine the value of a number?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Symbol and position</td>
</tr>
<tr>
<td>2.</td>
<td>Position and base</td>
</tr>
<tr>
<td>3.</td>
<td>Radix and symbol</td>
</tr>
<tr>
<td>4.</td>
<td>Unit and symbol</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-4.</th>
<th>Which of the following symbols is NOT an Arabic figure?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>C</td>
</tr>
<tr>
<td>2.</td>
<td>2</td>
</tr>
<tr>
<td>3.</td>
<td>7</td>
</tr>
<tr>
<td>4.</td>
<td>9</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-9.</th>
<th>How many decimal units are represented by the 5 in the number 1572₁₀?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>100</td>
</tr>
<tr>
<td>2.</td>
<td>50</td>
</tr>
<tr>
<td>3.</td>
<td>500</td>
</tr>
<tr>
<td>4.</td>
<td>5000</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-5.</th>
<th>What term describes the number of symbols used in a number system?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Power</td>
</tr>
<tr>
<td>2.</td>
<td>Radix</td>
</tr>
<tr>
<td>3.</td>
<td>Exponent</td>
</tr>
<tr>
<td>4.</td>
<td>Subscript</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1-10.</th>
<th>The 1 in 1572₁₀ is equal to what power of ten?</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>10¹</td>
</tr>
<tr>
<td>2.</td>
<td>10²</td>
</tr>
<tr>
<td>3.</td>
<td>10³</td>
</tr>
<tr>
<td>4.</td>
<td>10⁴</td>
</tr>
</tbody>
</table>
1-11. The power of a number is indicated by the
1. subscript
2. exponent
3. radical
4. radix

1-12. What is the value of 5 times 10^0?
1. 1
2. 0.5
3. 5
4. 50

1-13. Which of the following numbers is a mixed number?
1. 14.03
2. 156
3. 1,257
4. .0004

1-14. What term describes the symbol that separates the whole and fractional numbers in any number system?
1. Exponent
2. Radix point
3. Decimal point
4. Position point

1-15. What is the MSD of (a) 0.4201, (b) 13, and (c) 32.06?
1. (a) 4 (b) 1 (c) 3
2. (a) 1 (b) 3 (c) 2
3. (a) 2 (b) 1 (c) 2
4. (a) 4 (b) 3 (c) 3

1-16. What term is defined as a number to be added to a preceding number?
1. Addend
2. Augend
3. Carry
4. Sum

1-17. Identify A through D in the following example.

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>B</td>
<td></td>
</tr>
<tr>
<td>+17</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>D</td>
<td></td>
</tr>
</tbody>
</table>

1. Addend, sum, carry, augend
2. Carry, augend, addend, sum
3. Augend, carry, sum, addend
4. Carry, augend, sum, addend

IN ANSWERING QUESTION 1-18, PERFORM THE INDICATED OPERATION.

1-18. Add:

\[
\begin{array}{c}
326_{10} \\
+ 192_{10}
\end{array}
\]

1. 418
2. 508
3. 528
4. 518

1-19. In subtraction, the (a) is subtracted from the (b).
1. (a) Minuend (b) subtrahend
2. (a) Remainder (b) subtrahend
3. (a) Subtrahend (b) difference
4. (a) Subtrahend (b) minuend

1-20. A borrow is required in which of the following examples?
1. \[
64 - 59
\]
2. \[
32 - 12
\]
3. \[
59 - 17
\]
4. \[
29 - 11
\]
1-21. The result of subtraction is known as the 
1. addend  
2. quotient  
3. difference  
4. subtrahend  

1-22. What are the (a) radix and (b) the symbols used in the binary number system? 
1. (a) 1  (b) 0, 1  
2. (a) 2  (b) 1, 0  
3. (a) 3  (b) 0, 1, 2  
4. (a) 0  (b) 1, 2  

1-23. Positional notation for the binary system is based on powers of 
1. 1  
2. 2  
3. 3  
4. 0  

1-24. What is the decimal equivalent of $2^3$? 
1. 6  
2. 2  
3. 8  
4. 10  

1-25. The decimal number 1 is equal to what power of two? 
1. $2^1$  
2. $2^2$  
3. $2^3$  
4. $2^0$  

1-26. Which of the following powers of two indicates a fraction? 
1. $2^1$  
2. $2^0$  
3. $2^{-2}$  
4. $2^2$  

1-27. Which digit is the MSD in the binary number 1011001? 
1. The 0 farthest to the left  
2. The 1 farthest to the left  
3. The 0 farthest to the right  
4. The 1 farthest to the right  

1-28. Which of the following combinations of binary addition is INCORRECT? 
1. $1 + 1 = 1$ with a carry  
2. $1 + 0 = 1$  
3. $0 + 0 = 0$  
4. $0 + 1 = 1$  

IN ANSWERING QUESTIONS 1-29 THROUGH 1-33, PERFORM THE INDICATED OPERATION. 

1-29. Add: 
\[
\begin{array}{c}
10010_2 \\
+ 1010_2
\end{array}
\] 
1. 100000_2  
2. 100110_2  
3. 101010_2  
4. 100000_2  

1-30. Add: 
\[
\begin{array}{c}
11101_2 \\
+ 01001_2
\end{array}
\] 
1. 111111_2  
2. 1001100_2  
3. 1110101_2  
4. 1000000_2
1-31. Add:

\[
\begin{array}{c}
111_2 \\
001_2 \\
\hline
1. 100_2 \\
2. 1010_2 \\
3. 1001_2 \\
4. 1000_2 \\
\end{array}
\]

1-32. Add:

\[
\begin{array}{c}
100_2 \\
010_2 \\
\hline
1. 1000_2 \\
2. 1010_2 \\
3. 101_2 \\
4. 111_2 \\
\end{array}
\]

1-33. Add:

\[
\begin{array}{c}
11010_2 \\
100_2 \\
\hline
1. 011110_2 \\
2. 101010_2 \\
3. 100101 \\
4. 111001_2 \\
\end{array}
\]

1-34. Which of the following rules of binary subtraction is correct?

1. 0 – 0 = 0 with a borrow
2. 1 – 0 = 0
3. 2 – 1 = 1
4. 1 – 0 = 1

1-35. In the following example, which number is the minuend?

\[
\begin{array}{c}
10110_2 \\
\hline
100_2 \\
\end{array}
\]

1-36. Which of the following rules of binary subtraction requires the use of a borrow?

1. 0 – 0 \\
2. 1 – 0 \\
3. 1 – 1 \\
4. 0 – 1 \\

1-37. In binary subtraction, what is the value of a borrow when it is moved to the next lower order column?

1. \(1\) \\
2. \(2\) \\
3. \(10\_2\) \\
4. \(10\_{10}\)

IN ANSWERING QUESTIONS 1-38 THROUGH 1-40, PERFORM THE INDICATED OPERATION.

1-38. Subtract:

\[
\begin{array}{c}
11111_2 \\
\hline
10110_2 \\
\end{array}
\]

1. \(10100_2\) \\
2. \(11010_2\) \\
3. \(00101_2\) \\
4. \(01010_2\)

1-39. Subtract:

\[
\begin{array}{c}
10101_2 \\
\hline
111_2 \\
\end{array}
\]

1. \(00110_2\) \\
2. \(01001_2\) \\
3. \(00101_2\) \\
4. \(01010_2\)

1-40. Subtract:

\[
\begin{array}{c}
11111_2 \\
\hline
10111_2 \\
\end{array}
\]

1. \(10100_2\) \\
2. \(11010_2\) \\
3. \(00101_2\) \\
4. \(01010_2\)
1-40. Subtract:

\[
\begin{array}{c}
10001_2 \\
- 0110_2 \\
\hline
1010_2 \\
1011_2 \\
1110_2 \\
1001_2
\end{array}
\]

1-41. Subtraction is accomplished by which of the following methods in a computer that can only add?

1. Binary subtraction
2. Decimal complement
3. Complementary subtraction
4. Minuend complement

1-42. What is the R's-1 complement of 633\(_{10}\)?

1. 47710
2. 46610
3. 36610
4. 37710

1-43. What is the R's-1 complement of 101101\(_2\)?

1. 0100010\(_2\)
2. 1011110\(_2\)
3. 898898\(_{10}\)
4. 898899\(_{10}\)

1-44. What is the R's complement of 395\(_{10}\)?

1. 604\(_{10}\)
2. 605\(_{10}\)
3. 715\(_{10}\)
4. 714\(_{10}\)

1-45. Which of the following parts of a subtraction problem must be complemented to perform complementary subtraction?

1. Subtrahend
2. Difference
3. Remainder
4. Minuend

1-46. Which of the following examples is the correct step when using the R's complement to subtract 123\(_{10}\) from 264\(_{10}\)?

1. 735 + 123
2. 264 + 876
3. 264 + 321
4. 264 + 877

1-47. Which of the following solutions is correct when using the R's complement method of subtracting 516\(_{10}\) from 845\(_{10}\)?

1. 845 + 483 = 328
2. 845 + 484 = 329
3. 845 + 615 = 460
4. 155 + 516 = 671

1-48. Which of the following numbers is the R's-1 complement of the binary number 10101? 

1. 10100\(_2\)
2. 01011\(_2\)
3. 01100\(_2\)
4. 01010\(_2\)
1-49. Perform the R’s-1 complement of the following binary numbers.

(a) 1000, (b) 1101, (c) 0100

1. (a) 0111₂ (b) 0010₂ (c) 1011₂
2. (a) 011₁₀₂ (b) 0011₂ (c) 1010₂
3. (a) 011₁₂ (b) 0011₂ (c) 1011₂
4. (a) 011₁₀₂ (b) 0010₂ (c) 1010₂

1-50. Which of the following statements regarding the forming of the R’s complement of a binary number is correct?

1. Retain the MSD and complement all other digits
2. Complement all digits and subtract 1
3. Complement all digits
4. Retain the least significant 1 and complement all other digits to the left

1-51. Which of the following numbers is the R’s complement of 1001₁₀₂?

1. 1010₁₀₂
2. 011₁₀₂
3. 110₁₀₂
4. 10100₁₀₂

1-52. Subtract:

\[
\begin{align*}
100₁₂ & - 10₁₂ \\
\end{align*}
\]

1. 11₀₂
2. 01₀₂
3. 10₀₂
4. 1100₀₂

1-53. Subtract:

\[
\begin{align*}
110₁₂ & - 10₁₂ \\
\end{align*}
\]

1. 000₁₂
2. 0100₂
3. 01₁₀₂
4. 001₁₂

1-54. In the previous problems, what is indicated by the carry that expands the difference by one place?

1. The answer is incorrect
2. The answer is a positive number
3. The answer is correct
4. The answer is a negative number

IN ANSWERING QUESTIONS 1-55 THROUGH 1-57, SOLVE THE SUBTRACTION PROBLEMS AND INDICATE THE SIGN OF THE DIFFERENCE.

1-55. Subtract:

\[
\begin{align*}
100₁₀₂ & - 1000₁₀₂ \\
\end{align*}
\]

1. 000₁₀₂ positive
2. 01₁₁₁₀₂ negative
3. 01₁₀₀₀₂ positive
4. 0₀₀₀₁₀₂ negative

1-56. Subtract:

\[
\begin{align*}
00₁₂ & - 1₁₁₂ \\
\end{align*}
\]

1. 00₁₂ negative
2. 0₁₁₁₂ positive
3. 1₁₁₀₂ negative
4. 1₁₁₁₂ positive
1-57. Subtract:

\[
\begin{align*}
01111_2 \\
- 10000_2
\end{align*}
\]

1. 111112 negative
2. 000112 negative
3. 011112 positive
4. 100002 positive

1-58. What is the radix of the octal number system?

1. 1010
2. 0 to 7
3. 8
4. 78

1-59. Which of the following is NOT a valid octal number?

1. 6048
2. 5918
3. 7438
4. 4778

1-60. Which of the following equations is correct?

1. 80 = 8
2. 81 = 1
3. 84 = 8 \times 8 \times 8
4. 83 = 8 \times 8

1-61. One octal digit is represented by how many binary digits?

1. One
2. Two
3. Three
4. Four

1-62. What is the decimal value of 83?

1. 6410
2. 12810
3. 25610
4. 51210

1-63. Which of the following symbols is the least significant digit of the octal number 1622.374?

1. 1
2. 2
3. 6
4. 4

1-64. What is the sum of 48 and 48?

1. 1010
2. 108
3. 78
4. 168

1-65. What is the sum of 778 and 38?

1. 1278
2. 808
3. 1008
4. 1028

IN ANSWERING QUESTION 1-66, PERFORM THE INDICATED OPERATION.

1-66. Add:

\[
\begin{align*}
374_8 \\
+ 165_8
\end{align*}
\]

1. 4658
2. 5618
3. 4378
4. 5318

1-67. Find the sum of 77418 and 678.

1. 100008
2. 100308
3. 70308
4. 107308

1-68. What is the sum of 78, 68, 58, and 48?

1. 228
2. 178
3. 268
4. 248
IN ANSWERING QUESTIONS 1-69 AND 1-70, PERFORM THE INDICATED OPERATION.

1-69. Add:

\[
\begin{array}{c}
2601_8 \\
+ 5035_8 \\
\hline
7636_8
\end{array}
\]

\[
\begin{array}{c}
\text{1. } 7636_8 \\
\text{2. } 7640_8 \\
\text{3. } 10636_8 \\
\text{4. } 10700_8
\end{array}
\]

1-70. Add:

\[
\begin{array}{c}
2345_8 \\
+ 7654_8 \\
\hline
10110_8
\end{array}
\]

\[
\begin{array}{c}
\text{1. } 10110_8 \\
\text{2. } 10741_8 \\
\text{3. } 10571_8 \\
\text{4. } 12221_8
\end{array}
\]

1-71. Which, if any, of the following is a difference between subtracting octal numbers and subtracting decimal numbers?

1. The amount of the borrow
2. The octal minuend is converted to decimal
3. The octal subtrahend is converted to decimal
4. None; there is no difference

IN ANSWERING QUESTIONS 1-72 THROUGH 1-74, PERFORM THE INDICATED OPERATION.

1-72. Subtract:

\[
\begin{array}{c}
646_8 \\
- 421_8 \\
\hline
125_8
\end{array}
\]

\[
\begin{array}{c}
\text{1. } 125_8 \\
\text{2. } 265_8 \\
\text{3. } 225_8 \\
\text{4. } 225_{10}
\end{array}
\]

1-73. Subtract:

\[
\begin{array}{c}
421_8 \\
- 267_8 \\
\hline
144_8
\end{array}
\]

\[
\begin{array}{c}
\text{1. } 144_8 \\
\text{2. } 232_8 \\
\text{3. } 132_8 \\
\text{4. } 142_8
\end{array}
\]

1-74. Subtract:

\[
\begin{array}{c}
3000_8 \\
- 777_8 \\
\hline
2000_8
\end{array}
\]

\[
\begin{array}{c}
\text{1. } 2001_8 \\
\text{2. } 2011_8 \\
\text{3. } 2111_8 \\
\text{4. } 2000_8
\end{array}
\]
ASSIGNMENT 2


2-1. Which of the following numbers does NOT represent a hexadecimal value?
1. 2DF4
2. A32B
3. 47CE
4. 9FGF

2-2. What is the decimal value of the highest symbol in the hex system?
1. $15_{16}$
2. $16_{10}$
3. $F_{16}$
4. $10_{16}$

2-3. The decimal number 256 is equal to what power of 16?
1. $16^3$
2. $16^2$
3. $16^4$
4. $16^1$

2-4. List the MSD and LSD of the hex number F24.ECB.
1. MSD = 4, LSD = E
2. MSD = 4, LSD = B
3. MSD = F, LSD = 4
4. MSD = F, LSD = B

IN ANSWERING QUESTIONS 2-5 THROUGH 2-7, PERFORM THE INDICATED OPERATION.

2-5. Find the sum.

\[
\begin{align*}
A_{16} & \quad + \quad 4_{16} \\
\end{align*}
\]

2-6. Add:

\[
\begin{align*}
1E_{16} & \quad + \quad 19_{16} \\
\end{align*}
\]

2-7. Add:

\[
\begin{align*}
478_{16} & \quad + \quad 792_{16} \\
\end{align*}
\]

2-8. When a borrow is taken from a hex number, that number is reduced by how much?
1. 1
2. $10_{16}$
3. $16_{10}$
4. $10_{10}$
IN ANSWERING QUESTION 2-9, FIND THE DIFFERENCE.

2-9. Subtract:

\[
16_{16} 
- 8_{16}
\]

1. \( A_{16} \)
2. \( 7_{16} \)
3. \( 8_{16} \)
4. \( 9_{16} \)

2-10. To begin conversion of a decimal number to a different base, divide the (a) by (b).

1. (a) new base  
   (b) 10  
2. (a) decimal number  
   (b) 2  
3. (a) decimal number  
   (b) the new base  
4. (a) new base  
   (b) the decimal equivalent  

2-11. Which of the following terms describes the first remainder when converting decimal numbers to other bases?

1. MSD  
2. LSD  
3. Radix of the new base  
4. Exponent of the new base  

IN ANSWERING QUESTIONS 2-12 THROUGH 2-14, USE THE DIVISION METHOD TO CONVERT DECIMAL NUMBERS TO BINARY.

2-12. \( 43_{10} \)

1. \( 101011_2 \)  
2. \( 110101_2 \)  
3. \( 100011_2 \)  
4. \( 101101_2 \)  

2-13. \( 63_{10} \)

1. \( 1010111_2 \)  
2. \( 1100111_2 \)  
3. \( 1011011_2 \)  
4. \( 111111_2 \)  

2-14. \( 130_{10} \)

1. \( 11110000_2 \)  
2. \( 11110101_2 \)  
3. \( 10000010_2 \)  
4. \( 10001010_2 \)  

2-15. To convert fractional decimal numbers to binary, multiply the number by (a) and extract the portion of the product to the (b) of the radix point.

1. (a) 2  (b) left  
2. (a) 2  (b) right  
3. (a) 10  (b) left  
4. (a) 10  (b) right  

IN ANSWERING QUESTIONS 2-16 THROUGH 2-19, PERFORM THE INDICATED OPERATION.

2-16. Convert \( 0.75_{10} \) to binary.

1. \( 0.10_2 \)  
2. \( 0.01_2 \)  
3. \( 0.11_2 \)  
4. \( 1.00_2 \)  

2-17. Convert \( 0.625_{10} \) to binary.

1. \( 0.011_2 \)  
2. \( 0.101_2 \)  
3. \( 0.110_2 \)  
4. \( 0.100_2 \)  

2-18. Convert \( 12.5_{10} \) to base 2.

1. \( 1100.10_2 \)  
2. \( 1010.01_2 \)  
3. \( 1001.10_2 \)  
4. \( 1101.01_2 \)
2-19. Convert 33.34\textsubscript{10} to base 2 (four places).

1. 11110.1010\textsubscript{2}
2. 100000.1010\textsubscript{2}
3. 100000.0101\textsubscript{2}
4. 100010.1011\textsubscript{2}

IN ANSWERING QUESTIONS 2-20 THROUGH 2-22, USE THE DIVISION METHOD TO CONVERT DECIMAL NUMBERS TO OCTAL.

2-20. 193\textsubscript{10}

1. 62\textsubscript{8}
2. 142\textsubscript{8}
3. 301\textsubscript{8}
4. 403\textsubscript{8}

2-21. 746\textsubscript{10}

1. 1352\textsubscript{8}
2. 2531\textsubscript{8}
3. 1476\textsubscript{8}
4. 2312\textsubscript{8}

2-22. 3007\textsubscript{10}

1. 5000\textsubscript{8}
2. 5677\textsubscript{8}
3. 4771\textsubscript{8}
4. 4115\textsubscript{8}

IN ANSWERING QUESTIONS 2-23 THROUGH 2-25, PERFORM THE INDICATED OPERATION.

2-23. Convert 0.305\textsubscript{10} to octal (four places).

1. 0.5765\textsubscript{8}
2. 0.1471\textsubscript{8}
3. 0.3050\textsubscript{8}
4. 0.2341\textsubscript{8}

2-24. Convert 78.9\textsubscript{10} to octal (three places).

1. 100.417\textsubscript{8}
2. 103.714\textsubscript{8}
3. 116.714\textsubscript{8}
4. 116.147\textsubscript{8}

2-25. Convert 506.66\textsubscript{10} to octal (four places).

1. 677.5063\textsubscript{8}
2. 521.4401\textsubscript{8}
3. 653.3774\textsubscript{8}
4. 772.5217\textsubscript{8}

2-26. What is the hex equivalent of 45\textsubscript{10}?

1. 1F\textsubscript{16}
2. 24\textsubscript{16}
3. 2A\textsubscript{16}
4. 2D\textsubscript{16}

2-27. What is the hex equivalent of 255\textsubscript{10}?

1. AE\textsubscript{16}
2. BC\textsubscript{16}
3. CG\textsubscript{16}
4. FF\textsubscript{16}

IN ANSWERING QUESTIONS 2-28 THROUGH 2-30, PERFORM THE INDICATED OPERATION.

2-28. Convert 1609\textsubscript{10} to hex.

1. 5A5\textsubscript{16}
2. 649\textsubscript{16}
3. C41\textsubscript{16}
4. A95\textsubscript{16}

2-29. Convert 0.84 to hex (three places).

1. 0.D70\textsubscript{16}
2. 0.1F3\textsubscript{16}
3. 0.AAC\textsubscript{16}
4. 0.C3E\textsubscript{16}

2-30. Convert 0.109\textsubscript{10} to hex (four places).

1. 0.1114\textsubscript{16}
2. 0.101F\textsubscript{16}
3. 0.1BE\textsubscript{16}
4. 0.09D4\textsubscript{16}
2-31. What is the hex equivalent of $174.95_{10}$?
   Carry out two places.
   1. $9F.C4_{16}$
   2. $AE.F3_{16}$
   3. $AE.9C_{16}$
   4. $BA.EC_{16}$

2-32. What is the hex equivalent of $7023.869_{10}$?
   Carry out to four places.
   1. $1C5E.A9F6_{16}$
   2. $1B6F.DE76_{16}$
   3. $1D7C.EC87_{16}$
   4. $1AA9.DB1A_{16}$

2-33. $0011010_2$
   1. $150_8$
   2. $032_8$
   3. $042_8$
   4. $062_8$

2-34. $0010100111000_2$
   1. $516_8$
   2. $147_8$
   3. $667_8$
   4. $1234_8$

2-35. $01011011011111011_2$
   1. $53375_8$
   2. $155776_8$
   3. $255771_8$
   4. $126771_8$

2-36. $0.11101010000_2$
   1. $0.1560_8$
   2. $0.1650_8$
   3. $0.750_8$
   4. $0.724_8$

2-37. $1001000.000111100_2$
   1. $110.074_8$
   2. $440.036_8$
   3. $410.070_8$
   4. $220.074_8$

2-38. $11111111011.111100111_2$
   1. $1773.746_8$
   2. $7751.363_8$
   3. $1773.633_8$
   4. $7751.473_8$

IN ANSWERING QUESTIONS 2-39 THROUGH 2-42, CONVERT THE BINARY NUMBERS TO THEIR OCTAL EQUIVALENT.

2-39. $101101_2$
   1. $B1_{16}$
   2. $55_{16}$
   3. $1B_{16}$
   4. $2D_{16}$

2-40. $111010110010010_2$
   1. $EB2_{16}$
   2. $EC4_{16}$
   3. $7B2_{16}$
   4. $7262_{16}$

2-41. $0.0100111111000_2$
   1. $0.4\ F_{16}$
   2. $0.9\ E_{16}$
   3. $0.13C_{16}$
   4. $0.236_{16}$

2-42. $11011100.1100101010111_2$
   1. $670.6253_{16}$
   2. $9A.BAC_{16}$
   3. $DC.CAB_{16}$
   4. $AB.CDE_{16}$
IN ANSWERING QUESTIONS 2-43 THROUGH 2-45, CONVERT THE OCTAL NUMBERS TO THEIR BINARY EQUIVALENTS.

2-43. $571_8$
   1. $101111001_2$
   2. $1011111_2$
   3. $101011101_2$
   4. $110111010_2$

2-44. $1312_8$
   1. $0101101010_2$
   2. $1011001010_2$
   3. $00111000101_2$
   4. $01010101010_2$

2-45. $136.52_8$
   1. $1110110.101100_2$
   2. $11011111.101010_2$
   3. $01011011.010101_2$
   4. $01011110.101010_2$

IN ANSWERING QUESTIONS 2-46 AND 2-47, PERFORM THE INDICATED OPERATIONS.

2-46. Convert $24.73_8$ to hex.
   1. $11.76_{16}$
   2. $14.EC_{16}$
   3. $24.7D_{16}$
   4. $20.A6_{16}$

2-47. Convert $657.13_8$ to hex.
   1. $328.065_{16}$
   2. $D37.26_{16}$
   3. $1AF.2C_{16}$
   4. $20A.B1_{16}$

IN ANSWERING QUESTIONS 2-48 THROUGH 2-50, CONVERT THE HEX NUMBERS TO BINARY.

2-48. $2A_{16}$
   1. $01001010_2$
   2. $00101010_2$
   3. $01001100_2$
   4. $00011100_2$

2-49. $E47_{16}$
   1. $111001000111_2$
   2. $111101000111_2$
   3. $110010001110_2$
   4. $101010100111_2$

2-50. $8C.1F_{16}$
   1. $100111.00111110_2$
   2. $10001100.00011111_2$
   3. $1001100.00011110_2$
   4. $10011101.00011111_2$

IN ANSWERING QUESTIONS 2-51 AND 2-52, CONVERT THE HEX NUMBERS TO OCTAL.

2-51. $74E_{16}$
   1. $7416_8$
   2. $7217_8$
   3. $3516_8$
   4. $4636_8$

2-52. $F1.C8_{16}$
   1. $741.620_8$
   2. $661.304_8$
   3. $331.64_8$
   4. $361.62_8$

2-53. What is the decimal equivalent of $1011_2$
   1. $13_{10}$
   2. $11_{10}$
   3. $9_{10}$
   4. $10_{10}$
IN ANSWERING QUESTIONS 2-54 AND 2-55, PERFORM THE INDICATED OPERATION.

2-54. Convert 101101₂ to decimal.
   1. 55₁₀
   2. 29₁₀
   3. 36₁₀
   4. 45₁₀

2-55. Convert 111011101₁₂ to decimal.
   1. 773₁₀
   2. 867₁₀
   3. 955₁₀
   4. 1673₁₀

IN ANSWERING QUESTIONS 2-56 THROUGH 2-60, CONVERT THE OCTAL NUMBERS TO THEIR DECIMAL EQUIVALENTS.

2-56. 133₈
   1. 100₁₀
   2. 107₁₀
   3. 63₁₀
   4. 91₁₀

2-57. 2737₈
   1. 1899₁₀
   2. 1503₁₀
   3. 2105₁₀
   4. 1511₁₀

2-58. 777.7₈
   1. 511.875₁₀
   2. 614.75₀₁₀
   3. 614.875₁₀
   4. 511.75₀₁₀

2-59. 1603.75₈ (three places)
   1. 1219.84₀₁₀
   2. 907.65₀₁₀
   3. 899.95₃₁₀
   4. 1143.15₀₁₀

2-60. 2000.₁₈
   1. 1250.25₁₀
   2. 1024.125₁₀
   3. 969.₅₁₀
   4. 1000.₀₅₁₀

IN ANSWERING QUESTIONS 2-61 THROUGH 2-64, CONVERT THE HEX NUMBERS TO THEIR DECIMAL EQUIVALENTS.

2-61. 1B₃₁₆
   1. 435₁₀
   2. 118₅₁₀
   3. 23₉₁₀
   4. 42₇₅₁₀

2-62. 10AF₁₆
   1. 42₇₁₁₀
   2. 2₉₈₅₁₀
   3. 3₄₁₇₁₀
   4. 4₀₀₃₁₀

2-63. C3.₆₁₆
   1. 4₆.₅₁₀
   2. ₈₄.₄₁₀
   3. 1₅₀.₅₀₅₁₀
   4. 1₉₅.₃₇₅₁₀

2-64. 4DDE.₄₁₆
   1. 1₂₄₅.₇₅₀₅₁₀
   2. 1₂₄₅.₈₇₅₀₁₀
   3. 7₃₃.₇₅₀₅₁₀
   4. 7₃₃.₉₃₇₅₁₀

2-65. What term describes the use of four binary digits to represent one decimal digit?
   1. Decimal-coded binary
   2. Octal-coded binary
   3. Binary-coded decimal
   4. Hexadecimal notation
2-66. How many binary digits are required to represent the decimal number 243 in BCD?

1. 12
2. 8
3. 3
4. 4

IN ANSWERING QUESTIONS 2-67 AND 2-68, PERFORM THE INDICATED OPERATION.

2-67. Convert 389_{10} to BCD.

1. 0000 1110 0101 BCD
2. 0011 0001 1101 BCD
3. 0011 1000 1001 BCD
4. 0011 0100 0101 BCD

2-68. Convert 010001010111 BCD to decimal.

1. 897_{10}
2. 857_{10}
3. 497_{10}
4. 457_{10}

2-69. Which of the following numbers has the highest decimal value?

1. 10011001_{2}
2. 11100001_{2}
3. 1001 1001_{BCD}
4. 1000 0110_{BCD}

2-70. Which of the following numbers is NOT a valid BCD number?

1. 0110
2. 1001
3. 1000
4. 1010

IN ANSWERING QUESTIONS 2-71 THROUGH 2-75, PERFORM THE INDICATED OPERATION.

2-71. Add:

\[ \begin{array}{c}
0101_{BCD} \\
+ 0010_{BCD} \\
\end{array} \]

1. 0111_{BCD}
2. 1001_{BCD}
3. 1010_{BCD}
4. 1000_{BCD}

2-72. Add:

\[ \begin{array}{c}
1001_{BCD} \\
+ 0111_{BCD} \\
\end{array} \]

1. 0001 0000_{BCD}
2. 0001 0110_{BCD}
3. 0111 0110_{BCD}
4. 0001 1111_{BCD}

2-73. Add:

\[ \begin{array}{c}
1001_{BCD} \\
+ 100_{BCD} \\
\end{array} \]

1. 1101_{BCD}
2. 0011_{BCD}
3. 0001 0011_{BCD}
4. 0001 0110_{BCD}

2-74. Add:

\[ \begin{array}{c}
0010 0011_{BCD} \\
+ 0001 1000_{BCD} \\
\end{array} \]

1. 0011 1011_{BCD}
2. 0011 0001_{BCD}
3. 0100 1011_{BCD}
4. 0100 0001_{BCD}
2-75. Add:

\[
\begin{array}{c}
0110 \ 0100_{\text{BCD}} \\
+ \ 1001 \ 0010_{\text{BCD}}
\end{array}
\]

1. \ 0000 \ 1111 \ 0110_{\text{BCD}}
2. \ 0001 \ 0101 \ 1100_{\text{BCD}}
3. \ 0001 \ 0101 \ 0110_{\text{BCD}}
4. \ 0001 \ 0111 \ 0100_{\text{BCD}}
ASSIGNMENT 3

Textbook assignment: Chapter 2, “Fundamental Logic Circuits,” pages 2-1 through 2-36; and “Special Logic Circuits,” Chapter 3, pages 3-1 through 3-3.

NOTE: UNLESS OTHERWISE INDICATED, ALL QUESTIONS AND ANSWERS REFER TO POSITIVE LOGIC.

3-1. Logic is the development of a reasonable conclusion based on known information.

1. T
2. F

3-2. Which of the following methods is used to represent the FALSE condition of the logic symbol, F?

1. (F)
2. [F]
3. F
4. F

3-3. Which of the following statements describes logic polarity?

1. Negative logic is indicated by a vinculum
2. Positive logic is always represented by a positive voltage
3. A logic 1 is a positive voltage; a logic 0 is a negative voltage
4. The change in voltage polarity to represent a logic 1

3-4. Which of the following examples represents positive logic?

1. −5v equals 0, −10v equals 1
2. +5v equals 0, +10v equals 1
3. +5v equals 1, +10v equals 0
4. −5v equals 1, +5v equals 0

3-5. Of the following examples, choose the one that represents negative logic.

1. −15v equals 0, −10v equals 1
2. −10v equals 1, −15v equals 0
3. 0v equals 0, −10v equals 1
4. −5v equals 0, 0v equals 1

3-6. If the letter X represents an input to a logic device, what logic state of X must exist to activate the device or contribute to the activation of the device?

1. 0
2. 1
3. Positive logic
4. Negative logic

3-7. A chart that lists all possible input combinations and resultant output is called a

1. Truth Table
2. Decision Table
3. logic symbol listing
4. polarity magnitude listing

3-8. What is a logic gate?

1. A block diagram
2. An astable multivibrator
3. A bistable multivibrator
4. A decision-making circuit
3-9. Which of the following logic gates requires all inputs to be TRUE at the same time to produce a TRUE output?

1. OR  
2. NOT  
3. AND  
4. NAND

3-10. Which of the following output Boolean expressions is/are correct for an AND gate?

1. \( f = AB \)  
2. \( f = A \cdot B \)  
3. Both 1 and 2 above  
4. \( A = B \)

3-11. Which of the following symbols represents the output Boolean expression RZ?

1.  
2.  
3.  
4.  

IN ANSWERING QUESTIONS 3-12 THROUGH 3-14, REFER TO FIGURE 3A.

3-12. At which of the following times will the output of a two input AND gate go HIGH?

1. \( T_2, T_5, \text{ and } T_8 \)  
2. \( T_4 \) only  
3. \( T_2, T_6, \text{ and } T_{10} \)  
4. \( T_4 \text{ and } T_9 \)

3-13. At which of the following times will the output of the AND gate be LOW?

1. \( T_1 \text{ to } T_4 \text{ and } T_3 \text{ to } T_8 \)  
2. \( T_1 \text{ to } T_4 \text{ and } T_6 \text{ to } T_9 \)  
3. \( T_4 \text{ to } T_6 \text{ and } T_8 \text{ to } T_{10} \)  
4. \( T_1 \text{ to } T_3 \text{ and } T_8 \text{ to } T_{10} \)
3-14. If input $\overline{B}$ were used instead of input $B$, how would the output be affected, if at all?

1. It would be HIGH from $T_2$ to $T_4$
2. It would be LOW from $T_4$ to $T_6$
3. It would be HIGH from $T_2$ to $T_3$ and $T_8$ to $T_9$
4. It would not be affected

3-15. What is the output Boolean expression for an AND gate having $F$, $\overline{G}$, $K$, and $\overline{L}$ as inputs?

1. $f = F \overline{G} K \overline{L}$
2. $f = F + \overline{G} K \overline{L}$
3. $f = \overline{F} G K L$
4. $f = F \overline{G} + K \overline{L}$

IN ANSWERING QUESTIONS 3-16 THROUGH 3-18, REFER TO FIGURE 3B.

3-16. Which of the following gates is represented by the symbol in the figure?

1. AND
2. OR
3. NOR
4. X-OR

3-17. What is the output Boolean expression for the gate?

1. $X$, $Y+Z$
2. $X+Y \oplus X$
3. $X+Y+Z$
4. $X \oplus Y \oplus Z$

Figure 3B. Logic symbol diagram.
3-18. Which of the following Truth Tables correspond to the gate in the figure?

1. | X | Y | Z | f |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

2. | X | Y | Z | f |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

3. | X | Y | Z | f |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

4. | X | Y | Z | f |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
IN ANSWERING QUESTIONS 3-19 THROUGH 3-21, REFER TO FIGURE 3C.

3-19. The gate will have a HIGH output at which of the following times?

1. \[ T_0 \text{ to } T_3, T_4 \text{ to } T_7, \text{ and } T_8 \text{ to } T_9 \]
2. \[ T_1 \text{ to } T_2 \text{ and } T_4 \text{ to } T_9 \]
3. \[ T_3 \text{ to } T_4 \text{ and } T_7 \text{ to } T_8 \]
4. \[ T_1 \text{ to } T_2 \text{ only} \]

3-20. What are the input logic states between \( T_5 \) and \( T_6 \)?

1. \[ X = 1, Y = 0, Z = 0 \]
2. \[ X = 1, Y = 0, Z = 1 \]
3. \[ X = 0, Y = 1, Z = 0 \]
4. \[ X = 0, Y = 1, Z = 1 \]

3-21. Between \( T_0 \) and \( T_6 \), at what times will the output of the gate be LOW?

1. \[ T_1 \text{ to } T_4 \]
2. \[ T_2 \text{ to } T_5 \]
3. \[ T_3 \text{ to } T_6 \]
4. \[ T_6 \text{ to } T_1 \]

3-22. What is the Boolean expression for an OR gate having the following inputs?

\[ T \text{ (LOW)} \]
\[ \overline{R} \text{ (LOW)} \]
\[ \overline{P} \text{ (HIGH)} \]

1. \[ T \overline{R} \overline{P} \]
2. \[ \overline{T} R \overline{P} \]
3. \[ \overline{T} + R + \overline{P} \]
4. \[ T + \overline{R} + \overline{P} \]

3-23. What is the purpose of an inverter?

1. To change logic polarity
2. To change voltage levels
3. To amplify the input
4. To complement the input

3-24. Which of the following symbols represents an inverter?

1. \[ \text{Inverter symbol} \]
2. \[ \text{Resistor symbol} \]
3. \[ \text{Capacitor symbol} \]
4. \[ \text{Diode symbol} \]
3-25. Which of the following is the standard logic symbol for a NAND gate?

3-26. What is the output expression for an inverter with the following input?

\[(R \bar{Q}) + (\bar{S} \bar{T})\]

1. \((\bar{R}Q) + (S \bar{T})\)
2. \(R \bar{Q} \bar{S} \bar{T}\)
3. \(\bar{R} Q S T\)
4. \((\bar{R} \bar{Q}) + (\bar{S} T)\)

3-27. Which of the following gates produces a HIGH output when any or all of the inputs are LOW?

1. AND
2. OR
3. NAND
4. NOR

Figure 3D. —Incomplete NAND gate Truth Table.

IN ANSWERING QUESTION 3-28, REFER TO FIGURE 3D.

3-28. Which of the following NAND gate input combinations and output function is missing?

1. \(X = 0, Y = 1, f = 0\)
2. \(X = 0, Y = 1, f = 1\)
3. \(X = 0, Y = 0, f = 0\)
4. \(X = 1, Y = 1, f = 1\)

3-29. What is the output Boolean expression for a NAND gate with inputs \(G, K,\) and \(\bar{P}\)?

1. \(\bar{G} K \bar{P}\)
2. \(\bar{G} KP\)
3. \(G \bar{K} \bar{P}\)
4. \(\bar{G} \bar{K} \bar{P}\)
3-30. The output of a NOR gate will be HIGH under which of the following conditions?

1. When all inputs are HIGH
2. When all inputs are LOW
3. When one input is HIGH
4. When one input is LOW

3-31. What is the output Boolean expression for a NOR gate with \( P, Q, \) and \( R \) as inputs?

1. \( \overline{P} + Q + R \)
2. \( \overline{P} + \overline{Q} + \overline{R} \)
3. \( P + \overline{Q} + \overline{R} \)
4. \( \overline{P} + Q + \overline{R} \)

3-33. At which of the following times will the output be HIGH?

1. \( T_3 \) to \( T_4 \)
2. \( T_8 \) to \( T_9 \)
3. \( T_4 \) to \( T_6 \) and \( T_7 \) to \( T_8 \)
4. \( T_3 \) to \( T_4 \) and \( T_8 \) to \( T_9 \)

3-34. What should the output be between times \( T_3 \) and \( T_4 \)?

1. LOW
2. HIGH

3-32. Figure 3E represents the input signals to a NOR gate. What is the output expression?

1. \( M + N \)
2. \( \overline{M} + \overline{N} \)
3. \( \overline{M} + N \)
4. \( M + \overline{N} \)

3-35. What is the output expression for gate D?

1. \( \overline{X} + \overline{Z} \)
2. \( XZ \)
3. \( \overline{X} + \overline{Z} \)
4. \( X + \overline{Z} \)
3-36. The Truth Tables are identical for which two gates?

1. C and D
2. A and D
3. B and C
4. A and B

3-37. Which gate represents the output expression $\overline{XZ}$?

1. A
2. B
3. C
4. D

3-38. Which of the following output expressions represents the output of gate 3?

1. $(RS)(TV)$
2. $RS + TV$
3. $(RS) + (TV)$
4. $(RS) + (TV)$

3-39. The output expression JK represents the output of which, if any, of the following gates?

1. 1
2. 2
3. 3
4. None of the above

3-40. What is the output expression for gate 3?

1. $\overline{JK}(\overline{L} + \overline{M})$
2. $(\overline{J} + K)(L + M)$
3. $(\overline{J} + K) + (\overline{L} + \overline{M})$
4. $K(\overline{J} + 1)(LM)$
Figure 3.1. Logic circuit.

IN ANSWERING QUESTIONS 3-41 THROUGH 3-45, REFER TO FIGURE 3.1.

3-41. What is the output expression for gate 105?

1. \( \overline{R}S + (T + V) \)
2. \( RSTV \)
3. \( (RS)(T + V) \)
4. \( (RS) + (\overline{T} + \overline{V}) \)

3-42. Which of the following gates provides a common output to two other gates?

1. 101
2. 102
3. 104
4. 106

3-43. Which of the following expressions represents the output of gate 106?

1. \( W\overline{X}TV \)
2. \( W + \overline{X} + T + V \)
3. \( (TV) + (W\overline{X}) \)
4. \( (T + V) + (W\overline{X}) \)

3-44. Which of the following conditions will cause gate 107 output to be HIGH?

1. Gate 106 is LOW; Y and Z are HIGH
2. Gate 106 is LOW; Y is HIGH, Z is LOW
3. Gate 106 is HIGH; Y and Z are LOW
4. Gate 106 is HIGH; Y is LOW, Z is HIGH

3-45. What is the output expression for gate 107?

1. \( (TV + W\overline{X})(Y + Z) \)
2. \( (T + V + W + \overline{X})(YZ) \)
3. \( ((T+V)+(\overline{W} +X))(YZ) \)
4. \( (T + V)(W\overline{X})(Y + Z) \)

3-46. Boolean algebra is used primarily by which of the following groups?

1. Fabricators
2. Technicians
3. Design engineers
4. Repair personnel
3-47. Which of the following Boolean laws states, "a term that is TRUE in one part of an expression will be TRUE in all parts of the expression"?

1. Identity  
2. Commutative  
3. Complementary  
4. Double negative

3-48. The examples AB = BA and A+B = B+A represent which of the following Boolean laws?

1. Associative  
2. Commutative  
3. Intersection  
4. Union

3-49. What type of logic gate is modified to produce an exclusive OR gate?

1. AND  
2. NAND  
3. OR  
4. NOR

3-50. Which of the following symbols represents the operation function of an exclusive OR gate?

1. Θ  
2. ⊕  
3. O  
4. ⊗

3-51. What will be the output of the gate when (a) X is HIGH and Z is LOW, and (b) X and Z are both HIGH?

1. (a) LOW (b) LOW  
2. (a) LOW (b) HIGH  
3. (a) HIGH (b) LOW  
4. (a) HIGH (b) HIGH

3-52. What will be the output of the gate when (a) X and Z are both LOW and (b) X is LOW and Z is HIGH?

1. (a) LOW (b) LOW  
2. (a) LOW (b) HIGH  
3. (a) HIGH (b) LOW  
4. (a) HIGH (b) HIGH

IN ANSWERING QUESTIONS 3-51 AND 3-52, REFER TO FIGURE 3J.
3-53. Which of the following symbols represents an exclusive NOR gate?

1. 
2. 
3. 
4. 

3-54. What is the output of an exclusive NOR gate when (a) all inputs are LOW and (b) all inputs are HIGH?

1. HIGH (b) HIGH
2. LOW (b) HIGH
3. HIGH (b) LOW
4. LOW (b) LOW

3-55. What is the output expression for an exclusive NOR gate with R and T as inputs?

1. \( \overline{R \oplus T} \)
2. \( \overline{R + T} \)
3. \( \overline{R + T} \)
4. \( \overline{R \oplus T} \)
ASSIGNMENT 4

4-1. Which of the following circuits will add two binary digits but not produce a carry?
1. AND gate
2. Half adder
3. Quarter adder
4. Summation amplifier

4-4. What will be the output of gate 3 when K and L are both HIGH?
1. LOW
2. HIGH

4-5. Assume that K and L are both HIGH. Which of the following statements represents the output of gate 3?
1. 1 plus 1 = 0 (No carry)
2. 1 plus 0 = 1
3. 0 plus 1 = 1
4. 0 plus 0 = 0

4-6. Which of the following gates performs the same function as a quarter adder?
1. Half adder
2. Exclusive OR
3. NOR
4. Exclusive NOR

IN ANSWERING QUESTIONS 4-2 THROUGH 4-5, REFER TO FIGURE 4A.

4-2. What type of circuit is depicted in the figure?
1. Inverter amplifier
2. Half subtracter
3. Half adder
4. Quarter adder

4-3. Which of the following gates will have HIGH outputs when K is HIGH and L is LOW?
1. 1 only
2. 3 only
3. 1 and 2
4. 1 and 3

THIS SPACE LEFT BLANK INTENTIONALLY.
Figure 4B.—Logic circuit.

IN ANSWERING QUESTIONS 4-7 THROUGH 4-9, REFER TO FIGURE 4B.

4-7. Which of the following circuits is shown in the figure?

1. Quarter adder
2. Half adder
3. Full adder
4. Subtractor

4-8. Which of the following gate combinations may be replaced with an exclusive OR gate?

1. 1, 2, and 3
2. 1, 2, and 4
3. 1, 3, and 4
4. 2, 3, and 4

4-9. The output of gate 3 is the (a) and the output of gate 4 is the (b).

1. (a) Carry  (b) sum
2. (a) Sum  (b) difference
3. (a) Sum  (b) carry
4. (a) Carry  (b) difference

4-10. What is the largest sum that can be obtained from a half adder?

1. $01_2$
2. $10_2$
3. $11_2$
4. $100_2$

4-11. Which of the following statements describes the difference between a half adder and a full adder?

1. A half adder produces a carry
2. A full adder produces a carry
3. A half adder will add a carry from another circuit
4. A full adder will add a carry from another circuit

THIS SPACE LEFT BLANK INTENTIONALLY.
IN ANSWERING QUESTIONS 4-12 THROUGH 4-14, REFER TO FIGURE 4C.

4-12. What type of circuit is shown in the figure?

1. Full adder
2. Subtractor adder
3. Double half adder
4. Double exclusive OR

4-13. If A and B are 0 and C is 1, what will be the outputs at D and E?

1. D = 0, E = 0
2. D = 0, E = 1
3. D = 1, E = 0
4. D = 1, E = 1

4-14. Under which of the following conditions will outputs D and E both be HIGH?

1. A, B, and C are HIGH
2. A and B are HIGH, C is LOW
3. A and B are LOW, C is HIGH
4. A, B, and C are LOW

4-15. What is the largest sum that can be obtained from a full adder?

1. $10_2$
2. $11_2$
3. $100_2$
4. $111_2$

4-16. How many full adders are required to form a parallel adder capable of adding $1001_2$ and $1000_2$?

1. Five
2. Six
3. Three
4. Four
4-17. Which of the following statements describes the method used in computers to subtract binary numbers?

1. R's complement the minuend and add to the subtrahend
2. Add the minuend and subtrahend and complement the sum
3. R's complement the subtrahend and add to the minuend
4. Subtract the subtrahend from the minuend and complement the difference

IN ANSWERING QUESTIONS 4-18 THROUGH 4-20, REFER TO FIGURE 4D.

4-18. What type of complement is performed by X-OR gates 1 and 2?

1. R's complement
2. Minuend complement
3. R's + 1 complement
4. Difference complement

4-19. Which of the following inputs is used for the least significant digit of the minuend?

1. A₁
2. A₂
3. B₁
4. B₂

4-20. What will be the output of (a) X-OR 2 and (b) X-OR 1 in the subtract mode with a subtrahend of 10₂?

1. (a) 0 (b) 0
2. (a) 0 (b) 1
3. (a) 1 (b) 0
4. (a) 1 (b) 1

4-21. Flip-flops are what type of multivibrators?

1. Astable
2. Monostable
3. Free running
4. Bistable

4-22. Flip-flops may NOT be used for which of the following operations?

1. Temporary storage
2. Subtraction
3. Division
4. Transfer of information

4-23. When, if ever, will the outputs Q and \( \bar{Q} \) of an R-S flip-flop be the same?

1. When R and S are both LOW
2. When R is LOW and S is HIGH
3. When R is HIGH and S is LOW
4. Never
4-24. Assume the flip-flop is set at \( T_0 \). At which of the following times will the flip-flop be reset?

1. \( T_1 \) to \( T_3 \), \( T_5 \) to \( T_6 \), and \( T_9 \) to \( T_{10} \)
2. \( T_0 \) to \( T_1 \), \( T_3 \) to \( T_5 \), and \( T_6 \) to \( T_9 \)
3. \( T_1 \) to \( T_3 \), \( T_5 \) to \( T_7 \), and \( T_9 \) to \( T_{10} \)
4. \( T_1 \) to \( T_4 \), \( T_5 \) to \( T_7 \), and \( T_9 \) to \( T_{10} \)

4-25. What happens to the flip-flop at \( T_6 \)?

1. It sets
2. It resets
3. It sets and immediately resets
4. It remains reset

4-26. Which of the following statements describes a toggle flip-flop?

1. A monostable device
2. An astable device that changes state only on a set pulse
3. A two input bistable device
4. A bistable device with a single input

4-27. A T flip-flop is used primarily for which of the following functions?

1. To divide the input frequency by two
2. To double the input frequency
3. To amplify the input frequency
4. To invert the input frequency

4-28. What are the inputs to a D flip-flop?

1. Set and reset
2. Set and clock
3. Data and clock
4. Reset and data

4-29. What is the purpose of a D flip-flop?

1. To eliminate the output of the equipment
2. To divide the data input by the clock frequency
3. To store data until it is needed
4. To toggle the data input

4-30. An inverter on the clock input has which of the following effects on the D flip-flop?

1. The output will change on the negative-going transition of the clock pulse
2. The output will change on the positive-going transition of the clock pulse
3. The data input will change at the clock frequency
4. The output will change at the clock frequency

4-31. Which of the following statements is true concerning CLR and PR pulses to the D flip-flop?

1. CLR causes \( Q \) to go high, PR causes \( Q \) to go low
2. CLR and PR override any existing output condition
3. Other inputs override CLR and PR
4. CLR and PR have no effect on the output
4-32. Which of the following statements is correct concerning D flip-flops?

1. The output is delayed up to one clock pulse
2. Input data is delayed until it coincides with the clock
3. The clock is delayed until it coincides with the input data
4. The output is always a square wave

4-35. What will be the $\overline{Q}$ output if K is HIGH and CLK goes HIGH?

1. HIGH
2. LOW

4-36. A pulse on which of the following inputs will cause the flip-flop to set regardless of the other inputs?

1. CLK
2. CLR
3. J or K
4. PR or PS

4-37. The circuit which generates a timing signal to control operations is called a/an

1. clock
2. counter
3. oscillator
4. bistable multivibrator

4-38. Which of the following statements is true regarding astable multivibrators used as clocks?

1. As multivibrator frequency increases, stability decreases
2. Output 2 will have a higher voltage than output 1
3. The frequency stability may be increased by applying a higher frequency trigger
4. A trigger of lower frequency will stabilize the output frequency

4-39. Which of the following types of circuits will produce a stable clock when triggered by an outside source?

1. R-S flip-flop
2. Bistable multivibrator
3. One-shot multivibrator
4. D flip-flop
4-40. Which of the following types of clocks would probably be used in a complex piece of equipment with a variety of timing requirements?

1. Single triggered-monostable
2. Single free-running
3. Triggered-astable for each section of the equipment
4. Multiphase

4-41. What is the modulus of a 3-stage binary counter?

1. 7
2. 8
3. 3
4. 4

4-42. Counters may be used for which of the following purposes?

1. Counting operations, quantities and time
2. Dividing frequency
3. Addressing information in storage
4. Each of the above

THIS SPACE LEFT BLANK
INTENTIONALLY
Figure 4G.—Standard symbol circuit.

WHEN ANSWERING QUESTIONS 4-43 THROUGH 4-46, REFER TO FIGURE 4G. FOR EACH QUESTION, ASSUME THAT ALL FFs ARE INITIALLY RESET.

4-43. What type of circuit is shown?
1. J-K flip-flops
2. Clock
3. Shift register
4. Ripple counter

4-44. Assume all lights are out. After 6 input pulses, which two lamps will be lit?
1. A and B
2. A and C
3. B and C
4. B and D

4-45. Assume all lamps are out. After 16 input pulses, which lamps, if any, will be lit?
1. A, B, C, and D
2. B, C, and D
3. A, B, and D
4. None

4-46. What is the main disadvantage of using this circuit with a high frequency input?
1. The circuit will burn up
2. Possible errors in the output
3. The flip-flops will act as T flip-flops
4. Above a certain frequency the circuit will count in the opposite direction
WHEN ANSWERING QUESTIONS 4-47 THROUGH 4-50, REFER TO FIGURE 4H.

4-47. What is the maximum count that this counter is capable of holding?

1. $5_8$
2. $7_8$
3. $3_8$
4. $4_8$

4-48. What type of counter is shown?

1. Ring
2. Asynchronous
3. Synchronous
4. Decade

4-49. Under which of the following conditions will the output of the AND gate be HIGH?

1. FF 1 and FF 2 are set
2. FF 1 and FF 2 are reset
3. FF 2 and FF 3 are set
4. FF 1 and FF 3 are reset

4-50. With all the FFs initially reset, the AND gate output will be HIGH after how many input pulses?

1. 3 only
2. 4 only
3. 7 only
4. 3 and 7
Figure 4I.—Counter circuit.

WHEN ANSWERING QUESTIONS 4-51 AND 4-52, REFER TO FIGURE 4I.

4-51. What is the maximum binary count that will be shown before all the flip-flops reset?

1. $111_2$
2. $1010_2$
3. $1111_2$
4. $1000_2$

4-52. To change the maximum count from $10_{10}$ to $9_{10}$, which two flip-flops would be wired as NAND gate inputs?

1. FF 1 and FF 2
2. FF 2 and FF 3
3. FF 1 and FF 4
4. FF 1 and FF 3

THIS SPACE LEFT BLANK INTENTIONALLY.
Figure 4J.—Counter circuit.

WHEN ANSWERING QUESTIONS 4-53 THROUGH 4-55, REFER TO FIGURE 4J.

4-53. Which of the following types of counters is shown in the figure?

1. Ring
2. Asynchronous
3. Synchronous
4. Decade

4-54. At any given time, how many flip-flops may be set?

1. Only one
2. Any two
3. Any three
4. All

4-55. Which of the following conditions must exist to set FF 3?

1. AND gate 1 output HIGH
2. AND gate 2 output HIGH
3. AND gate 3 output LOW
4. Clock input to AND gate 3 LOW and AND gate 4 output HIGH

THIS SPACE LEFT BLANK INTENTIONALLY
4-56. Assume only FF 1 and FF 3 are set. Which, if any, of the flip-flops will be set after the next clock pulse?

1. FF 2 only
2. FF 3 only
3. FF 2 and FF 3
4. None

4-57. Assume that all FFs are set, which of the following actions will take place at clock pulse 4?

1. FF 1, FF 2 and FF 3 will set
2. FF 1 will set, FF 2 and FF 3 will reset
3. FF 1, FF 2, and FF 3 will reset
4. FF 1 and FF 2 will set, FF 3 will reset

4-58. What term identifies a series of FFs designed to temporarily store information?

1. Data word
2. Counter
3. Register
4. DIP package

4-59. Which of the following statements describes parallel transfer?

1. Data is transferred one bit at a time
2. All data bits are transferred simultaneously
3. Data is received in serial form and transferred in parallel form
4. Data is transferred on a single line
WHEN ANSWERING QUESTIONS 4-60 AND 4-61, REFER TO FIGURE 4L.

4-60. Which of the following methods will clear the register of old information no longer needed?

1. A HIGH applied to the READ IN line
2. A HIGH applied to the RESET line
3. A LOW applied on the RESET and a HIGH on the READ OUT lines
4. HIGHs are applied on the A, B, C, D, and READ IN lines

4-61. Under which of the following conditions will the output of gate 7 be HIGH?

1. When FF 3 and RESET are HIGH
2. When gate 3 and FF 3 are HIGH
3. When FF 3 and READ OUT are HIGH
4. When the output of gate 3 is HIGH

THIS SPACE LEFT BLANK
INTENTIONALLY
Figure 4M.—Shift register.

4-62. Which of the following operations is the circuit capable of performing?

1. Serial-to-parallel conversion
2. Parallel-to-serial conversion
3. Left shifts
4. Each of the above

4-63. What is the maximum word length the register is capable of handling?

1. 6 bit
2. 5 bit
3. 3 bit
4. 4 bit

4-64. How many clock/shift pulses are required to serially input a word into the register?

1. 1
2. 5
3. 3
4. 4

4-65. To output a word in parallel form, how many output lines are required?

1. 1
2. 2
3. 4
4. 8
4-66. To increase the value of a word by one
power of 2, how many shifts are
required?

1. 1
2. 2
3. 3
4. 0

4-67. Which of the following operations takes
the longest time?

1. Serial in, parallel out
2. Serial in, serial out
3. Parallel in, serial out
4. Parallel in, parallel out

4-68. Shifting a word in a shift register 3
places to the left is equal to multiplying
the number by how much?

1. $10_{10}$
2. $2_{10}$
3. $8_{10}$
4. $4_{10}$

4-69. Logic families are identified by which
of the following means?

1. Logic polarity required
2. The types of elements used
3. Size and cost of manufacture
4. Packaging (DIP, TO, flat packs)

4-70. A TTL logic circuit would use which of
the following types of elements?

1. Diode-transistor
2. Resistor-transistor
3. Transistor-transistor
4. Complementary metal oxide
   semiconductors